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As different techniques have been developed for the playback of MIDI files on 
computers, the quality of the sound produced has greatly improved. With the replacement of FM 
synthesis by wavetable synthesis in sound cards, the listener has been able to enjoy more realistic 
instrument sounds. However, wavetable synthesis limits a composer' s sound palette to only 
those 128 instruments, plus drums, found in a standard wavetable. The invention of SoundFonts 
by Creative Labs and Emu Systems gave computer users the ability to substitute different sounds 
for the standard instruments, but this still limited the available sounds to those for which 
SoundFonts had been created. Furthermore, wavetable synthesis, with or without SoundFonts, 
uses compressed instrument samples. This compression results in audio data loss with a 
corresponding loss in the sound quality of the instruments. 
The design described in the following pages for a Portable Wave-Based MIDI File Player 
(PWMP) attempts to improve on MIDI file playback quality by remedying the aforementioned 
drawbacks of wavetable synthesis. The device samples uncompressed wave files (raw digital 
audio data), making the output sound quality approximately as good as the wave file quality. 
This use of wave files also allows the user to choose any sound as an instrument, making 
possible songs ranging from a cosmic-sounding symphony to a barnyard chorus and everything 
in between. 
The objective of this project was to create a portable, stand-alone device, powered by 
batteries, that would interface with a computer for uploading song and wave files to flash 
memory, and then process and play those song files using programmable logic chips. The 
creation of the PWMP was intended in part to acquire experience with designing a complete, 
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complex system using FPGAs and CPLDs mounted on a custom-built PCB. The entire project 
was successfully designed, assembled, and tested by the author. 
The remainder of this paper is organized in the following manner. Chapter 2 provides 
relevant background information on MIDI and wave files, as well as some programs created by 
Polyhedric Software that play MIDI files using wave files for the instrument sounds. Chapter 3 
discusses the approach taken when designing this project, the overall operation of the device, and 
the sampling algorithm used to change the pitch of the wave files. Chapter 4 presents the 
implementation of the PWMP, which consists of a detailed look at the hardware, CPLD 
software, and FPGA software, as well as the reasoning behind some of the design decisions that 
were made. Chapter 5 outlines the Visual Basic application that is used to upload files to the 
PWMP. Chapter 6 provides some concluding remarks about the project, some limitations, a 
rough power analysis, and a cost analysis. Finally, the appendices contain all of the PCB 
schematics, HDL Designer schematics, VHDL programming code, and Visual Basic code used 
in the final design of this project. 
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2.1 MIDI Specification 
CHAPTER2 
BACKGROUND 
MIDI is a serial stream of multibyte messages, or events, that is transmitted at a rate of 
31 250 bits/s [1]. A musical instrument with a MIDI interface generates a message for each 
event that occurs. For an instrument such as a keyboard, such events would include playing a 
note by pressing a key ("note on" message), stopping a note by releasing a key ("note off' 
message), changing the tempo ("tempo change" message), changing the instrument associated 
with a particular channel ("instrument change" message), and others. These messages can be 
sequentially recorded in MIDI files, typically having a file extension of " .mid" or ".midi," and 
played back at a later time, recreating the original performance. In addition to recording and 
replaying a piece, musicians can edit their performance to correct errors and even write music 
directly, without any actual instruments, using MIDI file editors. Because MIDI files only 
contain a few bytes for each event that occurs, songs that last several minutes may only require 
several kilobytes of memory, depending on the complexity of the music. 
Three formats are currently available for MIDI files: type 0, type 1, and type 2. All 
formats contain sequences of MIDI events separated by "delta time" messages that instruct a 
synthesizer to wait a specified period of time until processing the next event. Format 0 files 
contain a single track in which all the messages are arranged chronologically. Format 1 files 
contain multiple tracks that are played in parallel. Format 2 files also contain multiple tracks, but 
these tracks may be independent; they are not necessarily played simultaneously as in the case of 
format 1 files [2]. As most MIDI files are type 0 or type 1, the software for this project only 
supports these two formats. 
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2.2 Wave File Format 
Wave files, often having the file extension " .wav," come in a variety of formats. The 
wave file standard allows for different sample rates, sample sizes, numbers of channels, and data 
formats, including possible data compression. One of the simplest and most common wave file 
formats, PCM, is the only format accepted by the Visual Basic software for uploading to the 
PWMP. Consequently, only this format is discussed. 
In addition to sound data, PCM wave files contain a 44-byte header that identifies the file 
and provides pertinent information about the format of the data. Table 2.1 , generated from [3], 
shows the format of the header. (All tables and figures appear in the last section of each 
chapter.) All wave files used as instruments for this project can be either mono or stereo and 
must be composed of 16-bit, little-endian (the most significant byte is placed at a lower memory 
address than the least significant byte), uncompressed samples with a sampling frequency of 44.1 
kHz. Because the PCM format does not employ compression, all of the data is "raw," meaning 
that the digital samples can be easily fed into a 16-bit DAC to produce the sound. 
2.3 Existing Software Wave-Based MIDI File Players 
Polyhedric Software has produced several programs that use wave files as instruments for 
playing MIDI files. These programs were mostly responsible for inspiring this project. The real-
time MIDI file player made by Polyhedric Software, MIDinight Express, essentially does in 
software what this project does in hardware. However, MIDinight Express uses a limited 
amount of computer memory for processing [4]. The output sound quality is noticeably 
degraded when compared with the output sound quality of this project. Another Polyhedric 
Software program, WA Vmaker, produces sound quality comparable to that of this project, but it 
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does so by recording the song as a wave file that typically takes longer to create than it does to 
play the song, depending on complexity [ 4]. 
2.4 Table 
Table 2. 1: PCM Wave File Header Format [3] 
Bytes Contents 
0-3 'R', 'I' , ' F ', 'F' 
4-7 Length of file - 8 
8-11 ' W','A','V','E' 
12-15 ' f 'm' ' t ' '<space>' 
' ' ' 16-19 Length of format data ( = 16 for PCM) 
20-21 Data format ( = 1 for PCM) 
22-23 Number of channels (1 for mono, 2 for stereo) 
24-27 Sample rate (e.g. , 44 1 00) 
28-31 Byte rate = {sample rate} * {number of channels} * {bits per sample} I 8 
32-33 Block align = {number of channels} * {bits per sample} I 8 
34-35 Bits per sample (e.g., 16) 
36-39 'd', ' a', ' t ', ' a' 
40-43 Number of data bytes 
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3.1 Design Overview 
CHAPTER3 
DESIGN APPROACH 
The PWMP was designed with the intent of creating a fully portable, battery-operated 
device, and was approached as if a new product was proposed and the corresponding prototype 
designed and developed. This strategy influenced many of the design decisions, making 
minimum power and minimum cost goals of this project. Chapter 4 elaborates on some of the 
specific choices that were made and how they influenced the design of the player. Power and 
cost analyses are performed in the conclusion of this paper to determine the relative success of 
these objectives. 
Figure 3.1 shows a diagram of all the major components of this project and how they are 
interrelated. The Visual Basic program, running on the personal computer (PC), allows the user 
to upload song and sound files to the player via parallel cable. These files are stored on the 
board and processed, creating music, which is then available through the headphone jack. 
3.1.1 Device overview 
The player, pictured in Figure 3.2, is composed of a user interface with buttons and an 
LCD display, three custom-designed PCBs, and four AA batteries. The main PCB, shown in 
Figure 3.3 , contains a variety of chips and other devices for generating music. A Xilinx FPGA is 
responsible for processing most of the data and producing 16-bit stereo digital sound samples at 
44.1 kHz. The DAC converts these digital samples into an analog waveform, which is sent to the 
headphone jack. A Xilinx CPLD programs the FPGA using configuration files stored in flash 
memory. The CPLD also performs some miscellaneous functions such as detecting input from 
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the buttons, providing the FPGA access to the flash memory, and displaying characters on the 
LCD. Files uploaded to the player via a parallel cable are stored in 64 MB of nonvolatile NAND 
flash memory. When the player is switched on, all of the data in the NAND flash memory is 
copied to 64 MB of SDRAM for fast access. The power supply circuitry regulates the input 
voltage from the batteries, providing 3.3-V and 2.5-V power sources. Finally, oscillators are 
used to produce the system clock signal, 50 MHz, and the audio clock signal, 11.2896 MHz. 
3.1.2 Personal computer overview 
The PC side of this project consists of a Visual Basic program that communicates with 
the PWMP using the parallel port. Several processing and conversion steps, a diagram of which 
is shown in Figure 3.4, are performed to upload files to the player. A standard set of 128 General 
MIDI instruments plus drums, taken from [5], is permanently stored in the lower 32 MB of 
NAND flash memory, requiring that only MIDI files be provided. As an option, additional wave 
files may be uploaded to the device and played instead of the standard instruments. Twenty-four 
megabytes of memory are allocated for these extra wave files , leaving 8 MB of memory for 
storing song files. Each user wave file that is uploaded must be accompanied by an Instrument 
Definition File (IDF). IDFs contain information about the wave file, including the number of 
samples, the first sample at which looping begins, the pitch at which the sound was recorded, et 
cetera. IDFs are discussed in depth in Section 5.3 of this paper. 
Once the user has selected the MIDI files, wave files, and IDFs to be uploaded, the 
software converts the MIDI messages to a different song event format that simplifies the 
processing done in hardware. Section 3 .1.3 elaborates on these song events. All of the wave, 
IDF, and song event data are written to temporary files in blocks the size of four NAND flash 
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memory blocks (67 584 bytes). Then each NAND flash memory block that is needed for storage 
is erased, programmed page-by-page, and checked to verify correct completion of the write 
process. Failure of a write operation results in storing the data in a different memory block. 
Upon completion of the upload, the PWMP copies all data stored in NAND flash memory to 
SDRAM. It is then ready to play the songs. 
3.1.3 Song events 
Because the MIDI specification supports dozens of different commands, most of which 
are specialized and rarely used, a subset of the more common commands was chosen so the 
design would fit in the FPGA. The hardware and software for this project recognize and process 
the MIDI messages listed in Table 3.1, as well as "Delta Time" messages that occur after each 
MIDI message. All others are recognized by the Visual Basic software but are discarded. 
To further simplify the processing architecture and reduce the amount of required logic, 
the MIDI messages in Table 3.1 are converted into song events by the Visual Basic software 
before uploading the song files to the PWMP. Table 3.2 describes all eight song events and their 
formats. The four most significant bits determine the type of song event. If applicable, the next 
5 bits indicate the "channel" or register number that the event affects. The hardware contains 
memory for 64 such registers, allowing up to 32 notes to be played simultaneously in the "play 
registers" while up to 32 previous notes finish playing in the "decay registers." The latter set of 
32 registers is used so that instruments that would keep sounding after a "Note Off' event, such 
as bells or cymbals, are not cut off abruptly. 
The first of the nine song events is the "Note On" event. As suggested by the name, this 
event begins playing a note with the pitch, instrument, and volume indicated by the values of the 
8 
event fields. All data pertaining to this note is stored in a note register, the number of which is 
indicated by the value of the channel field. "Note On" song events correspond closely to "Note 
On" MIDI messages. 
The "Note Off' event causes the note in the register indicated by the channel field to 
cease normal playing. Data for this note is transferred from the "play register" to a "decay 
register" where the note is allowed to finish sounding. "Note Off' song events correspond 
closely to "Note Off' MIDI messages. 
"Key Pressure Change" events are used to change the volume of a note in a "play 
register." Generated from "Polyphonic Key Pressure," "Channel Volume," and "Channel Key 
Pressure" MIDI messages, "Key Pressure Change" events indicate a new 7-bit volume for one 
particular note. 
"Pan Change" song events, corresponding to "Pan Change" MIDI messages, change the 
seven-bit stereo pan of a single note. The left channel pan volume is the pan value, capped at 63, 
and the right channel pan volume is 127 minus the pan value, capped at 63 . This means a pan 
value of zero will result in full volume for the right channel and no volume for the left, a value of 
63 or 64 will result in full volume for both channels, and a value of 127 will result in full volume 
for the left channel and no volume for the right. 
"Pitch Bend" MIDI messages can change the pitch of a note up to one full-step in either 
direction (e.g. , going from a B to a C or a B to an A). It can also change the pitch of a note by as 
little as 1/8192 of a full-step . The corresponding "Pitch Bend" song event adjusts the pitch of a 
note by modifying the address increment, which changes the sampling frequency and hence the 
pitch. 
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"Delta Time" events inform the music processor that no more song events are to be 
executed until the indicated number of samples has elapsed. While "Delta Time" MIDI 
messages specify the waiting period in MIDI clock ticks, "Delta Time" song event times are 
indicated in audio samples. Since the time field is 28 bits and the sampling frequency is 44 100 
samples per second, a wait period of over 1 0 1 min can be specified by a single event. 
"End of Song" events mark the final event of each song file . These are used by the 
hardware to update the song number displayed on the LCD, as well as locate the ends of songs 
when skipping files . 
Finally, "Time Marker" events are placed approximately at 1 0-s intervals throughout 
each song and contain a 1 O-bit number, starting with a value of one, which is incremented for 
each event in the song. When a "Time Marker" event is encountered, its number is momentarily 
displayed on the LCD so the user knows approximately how much time has elapsed in the 
playback of the current song. To simplify the hardware used to keep track of the song number, 
these events contain the number of the current song, as well. Furthermore, "Time Marker" 
events are used as stopping points when the user presses the "Forward" and "Reverse" buttons to 
change the current location of song playback. 
3.2 Sampling Algorithm 
One wave file is used for each instrument sound, requiring that the wave files be sampled 
at different rates to adjust the pitch for each note played. The device uses a straightforward 
linear interpolation algorithm to accomplish this. Each wave file is assigned a base pitch value, 
stored in the wave' s IDF. This value indicates at what pitch the file was recorded. The sampling 
rate used for playing a particular note is then a function of the difference between the current 
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note ' s pitch value and the instrument' s base pitch value. This difference is used to locate the 
appropriate address increment value in a look-up table stored in the FPGA' s block RAM. 
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3.3 Tables and Figures 
Table 3.1: Accepted MIDI Messages [1] 
MIDI Message Data (Each Character Definition of Variable Fields is one Nibble in Hex) 
x: Channel number (0-F) 
Note Off 8x pp vv pp: Note pitch (00-7F) 
vv: Note volume (00-7F) 
x: Channel number (0-F) 
pp: Note pitch (00-7F) 
Note On 9xpp vv vv: Note volume (00-7F) 
*Volume = 00 is the same as a Note Off 
event 
Polyphonic Key x: Channel number (0-F) 
Pressure Axpp vv pp: Note pitch (00-7F) 
vv: New note volume (00-7F) 
Controller Change: Bx 07 vv x: Channel number (0-F) Channel Volume vv: New channel volume (00-7F) 
Controller Change: Bx OAnn x: Channel number (0-F) Pan Change nn: New pan value (00-7F) 
Controller Change: Bx 40 vv x: Channel number (0-F) Damper Pedal/Sustain vv: Sustain off (00-3F) or on ( 40-7F) 
Program/Instrument Cx ii x: Channel number (0-F) Change n: New instrument number (00-7F) 
Channel Key Pressure Dxvv x: Channel number (0-F) Change vv: New channel note volume (00-7F) 
x: Channel number (0-F) 
Pitch Bend Ex rr ss rr: LSB of new pitch value (00-7F) 
ss: MSB of new pitch value (00-7F) 
x: Hig~ nibble of data byte 1 (0-7) 
y: Low nibble of data byte 1 (0-F) 
Running Status Xy zz zz: Data byte 2 (00-7F) 
Assumes the same first byte as the last 
full MIDI message 
End of Track FF 2F 00 <No variable fields to define> 
nn: MSB (00-7F) 
tt: Middle significant byte (00-7F) 
Tempo Change FF 51 03 nn tt uu uu: LSB (00-7F) 
Set as the number of microseconds per 
MIDI quarter note 
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Table 3.2: Song Event Formats 
Song Event Format (All blank spaces not part of a field are zeros) 
Note On 31 24 23 16 15 8 7 0 QQQl 
---- -------- -------- --------
I II II I I I 
Channel(5) Note(7) Instrument(8) Volume(7) 
Note Off 31 24 23 16 15 8 7 0 QQlQ 
---- -------- -------- --------
I I 
Channel(5) 
Key Pressure Change 31 24 23 16 15 8 7 0 QQll 
---- ------- - -------- --------
I II I 
Channel(5) New Volume(7) 
Pan Change 31 24 23 16 15 8 7 0 QlQQ 
---- -------- -------- --------
I II I 
Channel(5) New Pan Value(7) 
Pitch Bend 31 24 23 16 15 8 7 0 QlQl 
---- -------- -------- --------
I I I I 
Channel(5) New Address Increment(20) 
Delta Time 31 24 23 16 15 8 7 0 QllQ 
---- -------- -------- --------
I I 
Time in Samples(28) 
End of Song 31 24 23 16 15 8 7 0 Qlll 
---- -------- -------- --------
I I 
Next Song Number(l 0) 
Time Marker 31 24 23 16 15 8 7 0 lQQQ 
---- -------- -------- --------
I I I I 
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Figure 3.1: Overview Block Diagram of the MIDI File Player 











Figure 3.3: Photographs of the Main PCB 
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4.1.1 Printed circuit boards 
Three different custom PCBs were created. OrCAD Capture and Layout software was 
used to design the main board, and Easytrax was used to design the PCBs used as front and back 
panels for the PWMP case. The main board was manufactured by Advanced Circuits, the other 
two boards were milled by the ECE Electronic Shop at the University of Illinois, and all three 
were assembled by the author of this paper. OrCAD Capture, OrCAD Layout, and Easytrax 
schematics are shown in Appendix A, and tables of all the chip pin connections are located in 
Appendix B. 
The main board is composed of four layers: top, bottom, ground, and power, and has 
dimensions of 4.25 in by 4.0 in. The top and bottom layers are used for routing all the logic 
signals. The ground plane is divided into two regions, digital ground and analog ground, which 
are connected near the power supply. This reduces noise in the DAC signals, which reduces 
noise in the output audio signal. The power plane is also divided into two sections to provide 
2.5 V to the FPGA core logic and 3.3 V to the FPGA I/0 banks and the rest of the chips on the 
board. 
The two panel boards, both 4. 7 in by 1.3 in, are single-sided with all routing done on the 
bottom layer, which faces the inside of the device. The front panel PCB has all of the user-
interface components mounted on it, including buttons, a three-digit LCD, parallel port 
connector, volume control potentiometer, and stereo headphone jack. The rear panel PCB has 
the power switch mounted on it, as well as a hole that allows access to the batteries. 
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4.1.2 Audio processing 
One objective of this project, as stated in Chapter 1, was to learn how to develop a 
complex system using programmable logic chips to do the processing. A 200 000-gate, 208-pin 
Xilinx Spartan 2 FPGA, the largest of the Spartan 2 family of chips, was selected for this 
purpose. This FPGA appeared to provide a sufficient number of programmable logic gates, was 
significantly less expensive than chips of similar size in other Xilinx FPGA families, and 
provided an adequate number of configurable general-purpose 110 pins. The VHDL 
architectures used in programming the FPGA are described in Sections 4.2.1 and 4.2.2. 
The FPGA is responsible for writing files it receives from the PC to the NAND flash 
memory, copying data from the NAND flash memory to the SDRAM, reading and processing 
song and instrument data from the SDRAM to create music, and transmitting audio samples 
digitally. These digital audio samples are fed into a PCM1771 stereo DAC with headphone 
amplifiers, configured to accept 16-bit samples at a rate of 44.1 kHz. The music volume can be 
adjusted externally by rotating the volume control potentiometer, as well as digitally by pressing 
the up-volume and down-volume buttons on the PWMP. 
A 50-MHz oscillator is used for the FPGA system clock. At this frequency, the FPGA 
has approximately 1133 system clock cycles to accomplish all necessary calculations and 
processing for each audio sample. Because it requires between three and nine clock cycles to 
process a song event, 192 clock cycles to update all note properties, and 384 clock cycles to 
process all the notes to obtain the audio sample, the Visual Basic program limits the number of 
song events that can occur during one audio sample period to 96. Since each song event turns a 
note on or off, or changes the pan, volume, or pitch, 96 events per sample should be more than 
sufficient to accurately play almost any song. 
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An 11 .2896-MHz oscillator provides the audio clock signal to the FPGA and DAC. The 
FPGA logic divides this signal by eight to generate the 1.4112-MHz bit clock, and by 256 to 
produce the 44.1-kHz sample clock. 
4.1.3 FPGA programming 
A 144-macrocell Xilinx XC95144XL CPLD programs the FPGA using configuration 
files stored in two 2-Mb flash memory chips. Initially, one configuration file appeared to be 
enough. However, after designing the controllers for the SDRAM and NAND flash memory in 
VHDL, it was discovered that there would be insufficient logic resources left in the chip to create 
the music processor. This necessitated splitting the design into two separate FPGA programs. 
The first handles downloading files from the PC, storing the files in NAND flash memory, and 
copying all the data in the NAND flash memory to the SDRAM. Upon completion of these 
tasks, the FPGA signals the CPLD to change the FPGA configuration. This second program 
reads data from the SDRAM and generates music. If downloading files is required again, the 
FPGA signals the CPLD to switch back to the first program. The time required to reprogram the 
FPGA, approximately a third of a second, is negligible and hardly noticeable to the user. 
Storing FPGA configuration data could have been accomplished using a Xilinx 
XC18V02 2-Mb serial PROM, which would have avoided the need for a CPLD because the 
PROM can be connected directly to the FPGA. However, the price at Digi-Key for these chips is 
$23 .00 each. Two would cost $46.00, whereas the two flash memory chips plus CPLD only cost 
$30.25. Additionally, the CPLD performs some extra logic functions, freeing resources in the 
FPGA. Section 4.2.3 discusses these functions in depth. 
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4.1.4 Memory 
After the player is powered on, or after files have been transferred, all 64 MB of data in 
the NAND flash memory are copied to 64MB of SDRAM. This is necessary for two reasons. 
First, while NAND flash memory is useful for nonvolatile data storage because of its high 
density, random access reads can take over 25 Jl.S. Since one audio sample period is 22.7 Jl.S, and 
because over a hundred random accesses must be made per sample period, some other type of 
memory must be used during processing. The most efficient method of reading data from 
NAND flash memory is to read it sequentially, which reduces the average access time to 
approximately 100 ns. The NAND flash memory is arranged as four 8-bit chips in parallel, 
making the data bus 32 bits wide. The SDRAM is configured similarly as two 16-bit chips in 
parallel. With tllis setup, it takes less than 3 s to transfer all 64 MB of data from the NAND flash 
memory to the SDRAM. Figure 4.1 diagrams the SDRAM memory space. 
The second reason for transferring all data to SDRAM before processing is that there 
would be insufficient logic resources in the FPGA to accommodate both the music processor and 
the NAND flash controller. The music processor utilizes approximately 70% of the chip ' s 
resources. The NAND flash controller requires about 20% of the chip, whereas the SDRAM 
controller consumes only 2%. Because of limited routing resources in an FPGA, designs that 
utilize more than two thirds to three quarters of the chip might not be routed successfully and 
therefore might not function. Because the size of the music processor is already near this limit, 
the additional 20% necessary for the NAND flash controller would likely prevent proper 
synthesis of the design. 
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4.1.5 Interface 
The user-interface on the front panel of the device contains numerous components that 
are connected to the main PCB via wires. Nine pushbuttons control the playback of song files: 
play/pause, stop, forward, rewind, next song, previous song, volume up, volume down, and 
toggle distortion detection. All nine signals related to the buttons are fed into an encoder logic 
block in the CPLD that sends 4-bit commands to the FPGA when buttons are pressed. This 
encoding was necessary due to the limited number of FPGA 110 pins. 
All nine buttons function like those of a CD player with the exception of the toggle 
distortion detection button. The PWMP sums wave file samples to generate each output audio 
sample. These samples are stored as signed, 16-bit numbers, meaning they can take on values 
between - 32 768 and +32 767. Especially if several notes are being played simultaneously, 
adding the sample values for each note can result in a quantity that exceeds these limits. When 
this occurs, the sample value is saturated to either -32 768 or +32 767, which causes distortion. 
Enabling distortion detection by pressing the appropriate button on the front panel ensures that 
the internal master volume is limited so that little or no distortion occurs. 
Also mounted on the front panel of the PWMP is a parallel port connector. This is used 
to download song and wave files from a PC. All eight data pins, two status pins, and three 
control pins are utilized. See Figure 4.2 for a picture of the parallel port pinout. While a USB 
connection could have achieved transfer rates of up to 12 Mb/s, approximately three times that of 
parallel port tests that were conducted by the author, a parallel port connection was chosen to 
simplify implementation. USB connections require that certain data transfer protocols be 
employed both in hardware and software, whereas the parallel port pins can be connected 
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directly to the hardware, and some dynamically linked library files (files with extension .dll) can 
be used in Visual Basic to communicate with the port. 
The volume control potentiometer and 118-inch audio output jack are mounted in the 
bottom right corner of the front panel PCB. The potentiometer provides the user with the ability 
to adjust the volume quickly in a nonlinear fashion. 
The final component on the front panel is a three-digit LCD. Initially, three seven-
segment LED displays were favored because the numbers would be visible in the dark. 
However, testing revealed that each of the 21 segments consumed around 5 rnA of current. 
Because minimizing power consumption was a goal of this project, and because the entire three-
digit LCD uses about as much current as one or two LED segments, an LCD was chosen for the 
fmal design. 
One obstacle was encountered: LCDs cannot use the CPLD 110 direct current signals. 
Not only can direct current damage the liquid crystal in the display, but the digit segments fade 
after a few seconds. To solve this problem, the common pin of the LCD was connected to 
another CPLD 110 pin. Every 1024 system clock cycles, all LCD pin logic values including the 
common pin are toggled, creating alternating current signals. To make a particular segment 
visible, the signal for that segment is inverted with respect to the common pin signal, which 
causes the difference between that signal and the common pin to alternate between +3.3 V and 
- 3.3 V. Segments that are not displayed are kept in phase with the common pin signal. The 
results are illustrated in Figure 4.3. 
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4.1.6 Power supply 
Choosing to make the PWMP battery-powered placed constraints on the types of chips 
that could be used. To remain reasonably portable, no more than four AA batteries could power 
the device. Because the estimated current levels required by the components during processing 
exceeded a couple hundred milliamps, the typical amount of current for which AA alkaline 
batteries are used, NiMH batteries were chosen. While NiMH batteries could provide the 
necessary current, they are rated at 1.2 V fully charged. Four NiMH AA batteries would provide 
a maximum of 4.8 V, requiring that all chips be capable of operating on a power supply of 3.3 V 
or less. Low dropout voltage regulators were selected to convert the battery voltage into 3.3-V 
and 2.5-V supplies with minimal voltage loss. The 3.3-V regulator also shuts off power to the 
system if the input voltage drops below a certain value. This prevents the device from 
attempting to operate with inadequate power, which might cause damage or memory errors. In 
addition, the reverse battery protection diode, used to prevent damage to the PWMP if power 
were to be applied in the reverse direction, was chosen with a minimal turn-on voltage. The net 
effect of all of these choices is that the device will continue to function properly until the battery 
voltage drops below approximately 3.9 V. 
4.2 PLD Software 
4.2.1 FPGA VHDL program 1 
The first of the two FPGA programs, and the one that is loaded when the PWMP is 
turned on, is FPGA _1. This program configures the Spartan 2 FPGA to download data from a 
PC to the NAND flash memory on the board, copy all data from the NAND flash memory to the 
SDRAM, and then signal the CPLD to reconfigure the FPGA with the music processing 
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program, FPGA_2. HDL Designer software by Mentor Graphics was used to input design 
schematics and VHDL code, all of which can be found in Appendices C and D. Before design 
synthesis begins, HDL Designer generates VHDL files for all graphical schematics. Each block 
in the schematic has an associated VHDL architecture and is instantiated as a component in the 
generated VHDL files. The remainder of this section will reference these blocks and the signals 
from the FPGA _1 schematic, describing their functions. 
At the heart ofthe FPGA_ 1 program is the NAND_Flash_Controller block. As the name 
suggests, the logic within this block is responsible for interfacing with the four NAND flash 
memory chips on the board. All necessary protocols for executing read and write operations are 
implemented in VHDL. A state diagram ofthe NAND_Flash_Controller can be found in Figure 
E.1 (p. 142). Each NAND flash chip is divided into 1024 blocks, each containing 32 pages of 
528 bytes. Entire 528-byte pages are read from or written to memory at once. Because memory 
blocks can fail over time and cause data errors, flags are placed in the ordinary flash memory for 
each block that indicate whether or not the block is usable. The NAND Flash Contoller uses 
- -
the Flash_ Controller, a state diagram of which is located in Figure E.2 (p. 143), to retrieve and 
set these flags when executing read and write operations to ensure that data is not lost. 
To write data to NAND flash memory, 528 bytes (an entire page) must be written to 
internal registers in the memory. Then a page write command is executed, which requires 
between 200 JlS and 1000 JlS to complete. To increase the rate of data transfers from the PC to 
the device, the 1 024-byte Download_ Buffer, implemented in FPGA block RAM, stores data 
transmitted from the PC while page write commands are in progress. Assuming a parallel port 
transfer rate of 500 kB/s, the download buffer increases the transfer rate by anywhere from about 
20% to 1 00%, depending on the duration of the page write operations. 
24 
The SDRAM_Controller is responsible for reading from and writing to the SDRAM 
chips, as well as executing periodic refresh commands that keep the stored SDRAM data from 
degrading. A state diagram of the design is shown in Figure E.3 (p. 144). 
A standard parallel port interface consists of three sets of signals: data signals, which are 
bi-directional; control signals, which are used by the PC to communicate with the attached 
device; and status signals, which a device uses to communicate with a PC. PC programs can 
only change one of these sets of signals at a time. This means that using a control line as a clock 
to indicate the next valid data byte would require twice as much time as recognizing changes in 
the data line values themselves. The problem with the latter approach is that if a data byte is 
repeated, the device will only record the byte once. To remedy this, a single control line- the 
most significant bit ofparport_data_in(8:0)- is used in conjunction with the eight data lines. If 
the next data byte to be transmitted is different from the previous byte, then the data lines are 
changed. If the data byte is the same, then the control line is toggled. The 
NAND _Flash_ Controller recognizes any change in the nine parport_data(8:0) bits as the 
transmission of another data byte. The signals in parport _ stat(l :0) and parport _ ctrl(l :0) are used 
to implement a hand-shaking protocol with the PC to ensure correct data transfer timing. 
Because parallel port signals sometimes "bounce" when they change values, meaning the 
signals toggle between logic high and logic low values before resting at the correct value (see 
Figure 4.4 for an example), some logic is necessary to ensure that the incorrect values are not 
transmitted to the NAND Flash Controller. The Data Debouncer and Ctrl Debouncer blocks 
- - - -
handle this. State diagrams of their functionalities are in Figures E.4 and E.5 (p. 145). 
Essentially, each block waits until its input signals are stable for 32 system clock cycles before 
transferring the values to the· internal parport _ data(8 :0) and parport_ ctrl(l :0) signal busses. 
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The remaining blocks in the FPGA_1 program perform various minor functions. The 
DLLs block instantiates two delay-locked loop components, which minimize clock skew in the 
FPGA and between the FPGA and SDRAM. The Reset_ Counter sends a reset signal to the other 
blocks in the design for 16 system clock cycles upon startup to ensure that all logic begins in the 
correct state. The Control_ Logic, a state diagram of which is given in Figure E.6 (p. 146), 
performs various functions that determine when the PWMP receives data from a PC, when it 
copies data from the NAND flash memory to the SDRAM, when the CPLD should reprogram 
the FPGA, and what letters or numbers should be displayed on the LCD. Due to a limited 
number of 1/0 pins on the FPGA and CPLD, the three characters to be displayed on the LCD are 
multiplexed and sent, one at a time, from the FPGA to the CPLD. The Digit_MUX 
accomplishes this. A state diagram of this block can be found in Figure E. 7 (p. 146). 
4.2.2 FPGA VHDL program 2 
Once all of the data in the NAND flash memory has been transferred to the SDRAM by 
FPGA_l , the FPGA is configured with the second program, FPGA_2, which is responsible for 
all music processing operations. All HDL Designer schematics and VHDL for FPGA _ 2 are 
located in Appendices F and G. Note that a number of the blocks shown in the schematics are 
hierarchical, containing other schematics and not just VHDL code. Section 4.2.2 and the 
following subsections are dedicated to describing the architecture of FPGA _ 2 using schematic 
block names and signal names for reference. 
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4.2.2.1 Music processor 
The core of FPGA_2 is the Music_Processor block. The logic contained within reads 
song, IDF, and wave files from the SDRAM, generates 16-bit stereo sound samples, and outputs 
them serially on the Audio_ Out signal to the DAC. The Music_Processor schematic contains 10 
blocks. Two of these, the Event_ Processor and the Sample_Processor, are covered in greater 
detail in Sections 4.2.2.1.1 and 4.2.2.1.2. 
For every audio sample, the Event_Processor block handles new song events, and then 
the Sample _Processor block uses wave file data from memory to generate the next audio sample. 
The MP _ Control_Logic block, a state diagram representation of which can be found in Figure 
H.l (p. 254), controls the timing of the processing of events and samples. Audio samples are 
then placed on the Left_Channel_Sample(15:0) and Right_Channel_Sample(15:0) signal busses 
and loaded into Shift_ Reg, a parallel to serial shift register that outputs data at a rate of 1.4112 
Mb/s. 
All 64 note registers are stored in the Memory block in BRAM, which is dedicated FPGA 
block RAM. This RAM is instantiated as six components, BRAM_O through BRAM_5, as 
shown in the Memory block schematic in Figure F .3 (p. 150). Each of these six components 
contains two 4096-bit FPGA SRAM blocks. Figure 4.5 diagrams the memory space of this 
BRAM, and Table 4.1 describes the format of a note register, which contains 160 bits. 
The remaining components of the Music_Processor perform minor functions. 
BRAM_MUX and SDRAM_MUX are multiplexers that allow either the Event_Processor or the 
Sample_Processor to access FPGA block RAM and the SDRAM. Number_MUX is a 
multiplexer that selects the master volume number for displaying on the LCD when the 
display_ volume signal is a logic high value. Otherwise, it selects the current song number for 
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display. Bin_to_BCD converts the 10-bit binary number on the Number(9:0) signal bus to three 
4-bit BCD numbers: Number_Low(3:0), Number_Mid(3:0), and Number_High(3:0). Finally, 
the User_ Wave_Flags block stores a flag for each note register that indicates whether or not the 
instrument being used to play that note is a wave file uploaded to the device by the user. If a 
standard instrument is being used, the flag will be set to a logic zero. 
4.2.2.1.1 Event processor 
During each audio sample, the Event_Decoder block, found in the Event_Processor 
schematic, fetches new song events for the current song and executes them. Implemented as a 
state machine, a diagram of which can be found in Figure H.2 (p. 255), the Event_Decoder has 
many functions. After initialization, all of the IDFs, stored in SDRAM, are copied into the 
BRAM in the Memory block ofthe Music_Processor. The locations and formats of the data are 
shown in Figure 4.5 in the previous section. This IDF data is utilized by the Event_Decoder 
when processing "Note On" events to determine all of the note register parameters. 
Another function of the Event_ Decoder is to process all of the song events listed in 
Section 3.1.3, Table 3.2. Each event requires three system clock cycles to execute, except for the 
"Note On" event, which requires nine. For each audio sample, the Event_Decoder processes all 
song events in the current song file until the next "Delta Time" event is encountered. The logic 
then waits for the specified number of samples before processing more song events. To ensure 
proper execution of events, and that sufficient time will remain for the Sample_Processor to 
generate the sound sample, five rules must be followed when ordering the song events in a file. 
1 . All song events that occur at the same time should be placed between two "Delta 
Time" events. 
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2. The order in which events should be listed between "Delta Time" events is as 
follows: "Time Marker" events; then "Note Off' events; then "Note On" events; and 
finally , any "Key Pressure Change," "Pan Change," or "Pitch Bend" events. This 
arrangement ensures that new notes are not immediately turned off. Also, newly 
created notes may have their volume, pan, and pitch parameters adjusted before any 
sound is derived from them. 
3. No more than 96 events may be placed between "Delta Time" events. 
4. Of these 96 events, no more than 32 of them may be "Note On" events. This rule is 
just mentioned as a precaution. No more than 32 "Note On" events should be 
executed at once for any reason since the PWMP does not have the ability to play 
more than 32 simultaneous notes. 
5. "End of Song" events should be preceded by 32 "Note Off' events to clear the "play 
registers." Also, an "End of Song" event should be alone, having no other events 
between its preceding and following "Delta Time" events. 
The actual execution of each song event involves loading the appropriate note register data from 
BRAM and adjusting the appropriate parameters. This is the purpose of all the other blocks in 
the Event Processor schematic. Connector 1 and Connector_ 2 simply break apart and 
reassemble the 32-bit BRAM data busses from the individual note register parameter busses. 
The remaining blocks process the note register data as described in Table 4.2. Most are merely 
multiplexers that choose between the stored parameter value and a new value given by the 
Event Decoder. 
For each audio sample, the "Current Address" parameter of each note register must be 
updated. This is a third function of the Event Decoder. The data for each note register is 
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loaded, the "Address Increment" parameter is added to the "Current Address" m the 
Current_Addr block, and the sum is stored as the new "Current Address." 
The final function of the Event Decoder is to move forward or backward in the current 
song when instructed by the user. When the forward button is pressed, the song jumps to the 
next "Time Marker" event. When the reverse button is pressed, the song jumps to the previous 
"Time Marker" event. The next song button causes the Event_ Decoder to jump to the next "End 
of Song" event, and the previous song button causes the Event_ Decoder to first jump back to the 
previous "Time Marker" event and then jun1p back to the "End of Song" event before that. 
Because the first "Time Marker" event is placed approximately 3 s into each song, a previous 
song button press within the first three seconds of a song will begin playback of the previous 
song. Once the current position is past the first time marker, a previous song button press will 
restart playback of the current song. 
4.2.2.1.2 Sample processor 
During each audio sample, after the Event_Processor updates all of the note registers, the 
Sample_Processor fetches consecutive wave file samples from the SDRAM for each note 
register, linearly interpolates them, multiplies the result by the· current note, pan, and master 
volumes, accumulates all the samples, and then checks for distortion if the option has been 
enabled. Over time, the resulting output is the summation of all of the notes currently being 
played, creating a song. 
The Sample_Processor schematic, located in Figure F.5 (p. 152), contains five main 
blocks that form a five-stage pipeline (the Com1ector block just rearranges bus signals). Each 
stage requires six system clock cycles to process the data. Pipelining is necessary in order to 
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process all 64 note registers within the allotted 1133 clock cycles minus the number of clock 
cycles needed by the Event_Processor. 
The first stage, Sample_Fetch, a state diagram of which can be found in Figure H.3 (p. 
256), obtains two 32-bit samples from SDRAM for each note register. All user wave files are 
stored in SDRAM in stereo, meaning that each 32-bit SDRAM address location contains one 
sample: 16 bits for the left channel and 16 bits for the right channel. All standard wave files are 
stored in mono, meaning that each 32-bit SDRAM address location contains two samples. As a 
result, the logic uses the corresponding note register flag-from the User_ Wave_Flags block in 
the Music_Processor schematic-as well as the "Current Address" parameter in the note register 
to determine if the address should be incremented to obtain two consecutive samples. These 
samples are then read directly by the Interpolator block from the SDRAM _ data(31 :0) bus. 
The Interpolator reads in two samples, accounting for the difference between mono and 
stereo wave files . The six most significant bits of the fractional part of the "Current Address" 
parameter, bits eleven down to six, are utilized to linearly interpolate the two samples. See 
Figure 4.6 for a graphical representation of this interpolation. Figure H.4 (p. 256) contains a 
state diagram of the logic in this block. 
Next, the interpolated left and right channels of the sample are passed to the 
Note_ Volume stage where they are multiplied by the current note, pan, and master volumes. See 
Figure F .6 for a schematic of this block. A total of six multiplies are executed, one during each 
system clock cycle. Table 4.3 lists the order of the multiplications. 
Once the sample ' s volume has been adjusted, it is stored in the Accumulator where all 64 
samples--one from each note register-are added together. A state diagram of this block can be 
found in Figure H.5 (p. 257). 
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Finally, the accumulated sample is examined by the Distortion_ Detector to look for 
possible patterns of distortion in the audio output. Any 16-bit sample that has the maximum 
value of 32 767 or the minimum value of -32 768 is considered to be distorted. If the user 
enables the detector by pressing the "toggle distortion detection" button, the Distortion_ Detector 
will decrement the master volume if more than five of every 64 samples is distorted. The final 
audio sample is placed on the Left_Channel_Sample(15 :0) and Right_Channel_Sample(15:0) 
busses. A state diagram of the Distortion_Detector is available in Figure H.6 (p. 257). 
4.2.2.2 Other FPGA _ 2 logic 
Several blocks in the FPGA_2 design are responsible for assisting the Music_Processor. 
The Control_ Logic block, a state diagram of which is located in Figure H. 7 (p. 258), organizes 
all processing that occurs. It receives commands from the user, decodes them, and instructs the 
Music_Processor to play music, move forward or backward in a song, skip to the next or 
previous song, increase or decrease the volume, detect distortion in the output audio samples, 
and copy all of the IDFs from SDRAM to the FPGA BRAM. It ensures that user commands are 
not executed too often by waiting for a sixth of a second after a command is issued before 
performing another. It also controls the LCD and appropriately displays the current song 
number, master volume value, a flashing "P" when playback is paused, and "On" or "OFF" to 
indicate whether distortion detection is enabled. 
The Clock_Gen block generates a bit-clock, BCK, and a sample clock, LRCK, from the 
11.2896-MHz audio clock. LRCK runs at the sample rate: 44.1 kHz. BCK operates at 1.4112 
MHz, the rate at which audio sample bits are serially shifted into the DAC. Since 32 bits are 
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required for each sample- 16 for the left channel and 16 for the right-BCK is 32 times the rate 
ofLRCK. 
The Change_Program block monitors the parallel port control lines. When 
parport_ctrl(l :0) is equal to "01 ," the prog_change signal is set to a logic zero value, indicating 
to the CPLD that the FPGA program should be changed to FPGA _1 so that data can be uploaded 
to the PWMP. Changing the parallel port control line values to "01 " is thus the first step taken 
by the Visual Basic program when initiating a data transfer. 
Of the remaining blocks, DLLs, Ctrl_Debouncer, Reset_ Counter, Digit_MUX, and the 
SDRAM Controller are the san1e as the blocks in FPGA 1. See Section 4.2.1 for details. The 
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Command_Debouncer block utilizes the same technique as the Ctrl_Debouncer to ensure that all 
incoming commands are stable before reaching the control logic. See Figure H.8 (p. 259) for a 
state diagram of this block. 
4.2.3 CPLD VHDL 
The CPLD program performs a conglomeration of functions. It programs the FPGA and 
provides it with interfaces to the ordinary flash memory, pushbuttons, and LCD, as well as 
enabling the DAC via the dac_pd_n signal. All schematics, VHDL code, and state diagrams for 
the CPLD program and its blocks can be found in Appendices I, J, and K. 
The VSPROM block, which stands for Virtual Serial PROM, conducts all necessary 
operations for programming the FPGA. The VSPROM schematic contains a counter, shift 
register, and Program_ Changer. Most of the design for this block was taken from [6]. The 
Program_ Changer was added, and the direction of the shift register was reversed. The rest of the 
functionality remains unaltered. When progran1ming commences, the VPCounter increments the 
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address for the ordinary flash memory, the Data_ MUX in the CPLD schematic selects whether 
the data from the right or left flash chip is utilized, data bytes are loaded into sr8ps (a shift 
register), and the configuration data is sent to the FPGA serially on the signal d_out. The FPGA 
is set to use master-serial mode for programming, meaning that the FPGA produces the 
programming clock signal on the fpga_cclk pin, which is connected to clk_in of the VSPROM 
[6]. The Program_ Changer block is responsible for detecting program change signals from the 
FPGA and initiating the reprogram sequence, which begins with clearing the FPGA 
configuration via the fpga _prog signal. 
The Flash_ Interface block allows the FPGA to access the lower eighth of the ordinary 
flash memory, allowing both read and write operations. This is necessary so that the 
NAND _Flash_ Controller in the FPGA _1 program can set and retrieve the block flags that are 
stored in the ordinary flash memory. The Ctrl_MUX block allows the VSPROM block access to 
the flash memory while FPGA programming is m progress. At all other times, the 
Flash_Interface block has access to the flash memory. 
The Digit_Display block, as can be seen from its schematic in Figure I.2 (p. 262), 
consists of two blocks that decode and demultiplex the characters to be displayed on the LCD. 
Seven_ Seg_ Decoder translates each 4-bit hexadecimal input number into a seven-segment 
display character. Table 4.4 lists the output formats for each possible input. The Digit_ Display 
receives characters on the Seven_Seg(6:0) bus while digit_select(l:O) counts them off and stores 
the values. Each character is then output on one of the three digit_ out busses. See Section 4.1.5 
for a description of the output waveforms to the LCD and the purpose of the ground _pin signal, 
which is connected to the common pin of the LCD. 
34 
The Command_Interface block implements a priority encoder that translates pushbutton 
presses into 4-bit commands. These commands are then sent to the FPGA along the 
FPGA_User_Cmd(3:0) bus. Table 4.5 describes the behavior of the priority encoder. 
Note that the function and implementation of the Reset_ Counter block is similar to that of 
the two FPGA programs. 
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4.3 Tables and Figures 
Table 4.1: Note Register Format 
Note Register Number Position Function Parameter of Bits of Bits 
24 159:136 The whole number part of a pointer to the 
Current Address current address of the note in SDRAM 
12 135:124 The fractional part of a pointer to the 
current address of the note in SDRAM 
8 123:116 The whole number part of the value added 
Address Increment to the Current Address pointer every sample 
The fractional part of the value added to the 12 115:104 Current Address pointer every sample 
SDRAM address to which the Current 
Starting Loop Address 24 103:80 Address pointer returns when looping 
occurs 
Ending Address 24 79:56 SDRAM address at which the wave file 
associated with this note ends 
7 55:49 The whole number part of the current 
Current Volume volume of this note The fractional part of the current volume of 8 48:41 
this note 
The maximum volume to which the current 
Maximum Volume 7 40:34 volume is raised when the note is first 
played 
Pan 7 33:27 The pan of the note 
When a note is first played, this fractional 
Attack Volume 8 26:19 number is added to the fifteen bits of Increment Current Volume every sample until it 
reaches the Maximum Volume value 
When a note is released, or "turned off," 
Release Volume 8 18:11 this fractional number is subtracted from the Decrement fifteen bits of Current Volume every sample 
until it reaches zero 
<Unused> 11 10:0 NIA 
36 
Table 4.2: Note Register Parameter Processing Block Functions in the Event_ Processor 
Block Function 
Outputs one ofthe following on ndata0(35:0): 
1. The value of Current Address already stored in BRAM (pdataO) 
2. A new value of Current Address sent from the Event Decoder 
(sdataO) 
Current Addr 3. The value of the sum of Current Address (pdataO) and Address Increment (pdatal) with looping (uses pdata2) 
4. The value of the sum of Current Address (pdataO) and Address 
Increment (pdatal) without looping 
Also generates a signal, zero_ out_ sel, to zero out the Current Volume 
if the note is done playing and does not loop. 
A MUX that chooses between the value of Address Increment already 
Addr Inc stored in BRAM (pdatal) and a new value sent from the 
Event Decoder (sdatal) 
A MUX that chooses between the value of Starting Loop Address 
Start_ Loop_ Addr already stored in BRAM (pdata2) and a new value sent from the 
Event Decoder (sdata2) 
A MUX that chooses between the value of Ending Address already 
End Addr stored in BRAM (pdata3) and a new value sent from the 
Event Decoder (sdata3) 
Passes the Current Volume of the note stored in BRAM (pdata4); 
passes a new Current Volume value sent from the Event_Decoder 
(sdata4); adds the Attack Volume Increment value (pdata7) to the 
Current Vol Current Volume if the note has started playing and has not yet reached 
the value of Maximum Volume (pdata5); or subtracts the Release 
Volume Decrement value (pdata8) from the Current Volume if the 
note has stopped playing but has not yet reached zero volume 
Zero Out Vol A MUX that chooses between the Current Volume value and zero 
A MUX that chooses between the value of Maximum Volume already 
Max Vol stored in BRAM (pdata5) and a new value sent from the 
Event Decoder (sdata5) 
Zero Out Max Vol A MUX that chooses between the Maximum Volume value and zero 
A MUX that chooses between the value of the Pan already stored in 
Pan BRAM (pdata6) and a new value sent from the Event_ Decoder 
(sdata6) 
A MUX that chooses between the value of the Attack Volume 
Attack Vol Inc Increment already stored in BRAM (pdata7) and a new value sent 
from the Event Decoder (sdata7) 
A MUX that chooses between the value of the Release Volume 
Release Vol Dec Decrement already stored in BRAM (pdata8) and a new value sent 
from the Event Decoder (sdata8) 
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Table 4.3: Order of Multiplications in the Note_ Volume Block of the Sample_Processor 
Order Number Data Signal to be Multiplied Volume Signal to be Multiplied Name Meaning Name Meaning 
1 left in Left Data Input current vol Note Volume 
2 right in Right Data Input master vol int Master Volume 
3 left int Internal Left Data left _pan Left Pan Volume 
4 left int Internal Left Data master vol int Master Volume 
5 right int Internal Right Data current vol Note Volume 
6 right int Internal Right Data right _pan Right Pan Volume 
Table 4.4: Behavior of the CPLD Seven-Segment Display Decoder 
Binary Input Hexadecimal Input Output Character 
0000 0 0 
0001 1 1 
0010 2 2 
0011 3 3 
0100 4 4 
0101 5 5 
0110 6 6 
0111 7 7 
1000 8 8 
1001 9 9 
1010 A <off> 
1011 B p 
1100 c n 
1101 D d 
1110 E F 
1111 F L 
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Figure 4.3: LCD Signal Waveforms 
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A =1 DEBOUNCER r=> B 
BOUNCING SIGNAL INPUT (A) 
JlJl I ~ 
DEBOUNCED OUTPUT (B) 





NOTE REGISTERS 0, 1, 2, ... , 63 NOTE SAMPLING 




IDF'S 0, 2, 4, ... , 254 
TABLE 
IDF'S 1, 3, 5, ... , 255 
255~--------------------~----------------------~ 
BRAM 0 BRAM 1 BRAM 2 BRAM 3 BRAM 4 BRAM 5 
EACH RAM COMPONENT, BRAM_X, CONTAINS TWO 4096-BIT FPGA SRAM BLOCKS 



















A x = ( s2 - s1 ) + s1 A+B 
=A ( S2 - s1 ) + s1 because A+ B = 1 
Figure 4.6: Linear Interpolation Algorithm Example 
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CHAPTERS 
PC IMPLEMENTATION: VISUAL BASIC SOFTWARE 
5.1 Overview 
A Visual Basic software application, running on a PC, allows the user to upload to the 
PWMP all the song, IDF, and wave files necessary for playing music. All of the Visual Basic 
code can be found in Appendix L. The main interface, shown in Figure 5.1 , is the first window 
to appear when the program is executed. The user drags the desired files and drops them into the 
application window. The names of the files that have been added appear in the appropriate list. 
Files may be removed by highlighting them and then either pressing the "Remove Selected" 
button on the interface or pressing the Delete key on the keyboard. All wave files to be uploaded 
must be associated with standard MIDI instruments because they are used in place of these 
instruments for all MIDI files that are uploaded. 
Once all files to be uploaded have been added, and any instrument associations 
completed, the user presses the Upload button. A series of conversions, discussed in the next 
few sections, are completed, a connection is established with the PWMP via the PC parallel port, 
and all the data is uploaded to the NAND flash memory in the PWMP for storage until the next 
data transfer. 
5.2 Wave File Conversion 
Once the Upload button has been pressed, and all buttons are disabled so extra mouse 
clicks will be ignored, the first task of the Visual Basic application is to prepare all user wave 
files for upload. A flow chart of this conversion is shown in Figure 5.2. All data is written to the 
NAND flash memory in data chunks the size of four NAND flash blocks, or 67 584 bytes. 
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Because user wave data begins at address xAOOOOO, which occurs in the middle of a NAND 
flash block, filler data must be placed in the first data chunk. After this, for each user-specified 
wave file , the header is examined to verify that the file is valid, and then all raw data samples are 
copied to the temporary data file userwavs.dat in 67 584-byte data chunks, converting any mono 
wave files to stereo. Finally, the last partial data chunk is completed with filler data and written 
to userwavs.dat. 
5.3 IDF Conversion 
After wave file conversion, the IDFs are prepared for upload. An IDF contains all the 
information necessary for the hardware logic to correctly play a wave file as an instrument. 
During uploads, each user wave file must be accompanied by an IDF or an error message is 
displayed. Note that all IDFs are assumed to be listed in the same order as their corresponding 
wave files , meaning that the IDF in IDF file slot 000 will be used for the user wave file in wave 
file slot 000, et cetera. If no user wave files are selected, then no IDFs should be specified since 
a set of standard IDFs corresponding to the set of standard MIDI wave files is already defined in 
the file stdidfs.dat and is used during uploads. 
As depicted in Figure 5.3 , there are five IDF parameters that must be specified in the file: 
the number of samples in the wave file , the number of the first sample at which looping begins, 
the base note pitch, the attack volume increment, and the release volume decrement. The 
purpose of each of these is defined in Table 5.1. All of these parameters are then used to 
calculate the IDF data stored in the device. A diagram of this format is shown in Figure 5.4, and 
the fields are defined in Table 5.2. 
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New IDFs can be defined and saved using the IDF Editor form, available by pressing the 
IDF Editor button in the main window. A picture of this form is displayed in Figure 5.5. 
Figure 5.6 is a flow chart of the IDF conversion process. As with the wave file 
conversion, filler data must be placed in the first data chunk so the first IDF begins at address 
x006000. Next, standard IDF data from the stdidfs.dat file is written to the data chunk. Then, all 
user IDFs are checked for validity, calculations are performed to generate the IDF data to be 
stored in the device, and this data is written to the data chunk. Finally, filler data is added at the 
end, and the data chunk is written to the file idfs.dat before uploading. 
5.4 MIDI File Conversion 
The MIDI file conversion process translates files composed of MIDI messages into files 
composed of song events. The algorithm that performs this task only operates on type 0 MIDI 
files, so all type 1 MIDI files must first be converted to type 0. Flow charts of these two 
processes are illustrated in Figures 5.7 and 5.8. 
As with wave file and IDF conversion, the conversion of type 0 MIDI files to song event 
files begins and ends with adding filler data that assures that the first song file is located at 
address x800000. Each MIDI file is processed, starting with a validity check. The algorithm 
parses the file, identifying all the accepted MIDI messages listed in Table 3.1; all other messages 
are ignored. These are then translated into the eight different song events discussed in Section 
3.1.3 according to the five rules outlined in that section. Finally, all generated data chunks are 
written to the usermidis.dat file for upload. 
The transformation of type 1 MIDI files to type 0 is fairly straightforward. Type 1 files 
have multiple parallel data tracks that contain MIDI messages in chronological order, whereas 
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type 0 files have a single data track with all MIDI messages arranged chronologically. 
Conversion, therefore, consists of breaking apart the type 1 file into its separate data tracks and 
recombining all the MIDI messages in a single track. The type 1 file is examined byte-by-byte. 
MIDI messages are recognized, extracted, and tagged with the time of their occurrence in the 
song, ignoring all messages that will not be converted into song events. All MIDI messages are 
ordered by this time of occurrence. Finally the data are written to a type 0 file along with an 
appropriate type 0 MIDI file header. 
5.5 Instrument Associations 
All wave files uploaded to the PWMP by the user are intended to be played in place of 
the standard instruments already in NAND flash memory. To accomplish this, all additional 
wave files must be associated with standard instruments via the Instrument Associations form, 
which is displayed by pressing the appropriate button in the main application window. An image 
of this form is displayed in Figure 5.9. A window appears with listings of all standard 
instruments and all additional wave files. To create associations, the user highlights a wave file 
and an instrument name and presses the Associate button. When this occurs, the relationship is 
noted in the lists as shown in Figure 5.1 0. Once all wave files have associations, the user may 
dismiss the window using the Close button. 
5.6 Data Upload Procedure 
Once all file conversions are complete, the data is transferred to the NAND flash memory 
in the device one 67 584-byte block at a time (16 896 bytes per chip). As shown in the flow 
chart of Figure 5.11 , first the Visual Basic application queries the device for all 4096 of its 
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NAND flash block flags (1 024 flags per chip). If fewer than 994 block flags are valid in any of 
the chips, then less than 32 MB of user space is available, and a warning message will be 
generated. 
Next, the NAND flash addresses are determined for the block in each chip that will 
contain the IDFs. That block in each chip is erased and programmed using the data in idfs.dat, 
one page at a time. The same is then done for the standard wave files in stdwaves.dat, if the 
check box labeled "Include Standard Waves in Upload" in the main application window is 
checked. Under normal operating conditions, it is unnecessary, even discouraged, to upload the 
standard wave files because it requires a couple minutes to complete. Finally, the song files in 
usermidis.dat and user wave files in userwavs.dat are uploaded to the PWMP. Figures 5.12 and 
5.13 give further details about the procedure for uploading blocks and pages to memory. 
47 
5.7 Tables and Figures 
Table 5.1: Definitions of the Parameters ofiDF Data Stored in the PC 
IDF Parameter Parameter Definition 
Samples in Wave The total number of samples in the wave file 
The number of the sample to which the player returns if the wave 
First Loop Sample file is to be played in a looping manner; a value of - 1 indicates that 
no looping is to occur 
The note/pitch at which the wave file was recorded; expressed as a 
Base Note Pitch standard MIDI note pitch value between zero and 127 where sixty is middle C and each value represents a half-step in musical 
notation 
A value between zero and 255 that indicates the number of 256ths 
of a volume point that is added to the current volume of a note 
Attack Volume every sample, starting when it is "turned on," until the note reaches 
Increment full volume; a value of zero specifies that the note' s current volume 
is to be immediately assigned the maximum value without any 
intermediate incrementing 
A value between zero and 255 that indicates the number of 256ths 
of a volume point that is subtracted from the current volume of a 
note every sample, starting when it is "turned off," until the note 
Release Volume reaches zero volume; a value of255 specifies that the note 's current 
Decrement volume is to be immediately assigned the value zero without any intermediate incrementing; a value of zero indicates that the note 
sounds until the entire sample has been played, without looping or 
change in volume, regardless of any "Note Off' events that are 
encountered 
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Table 5.2: Definitions ofthe Parameters ofiDF Data Stored in the PWMP 
IDF Parameter Parameter Definition 
* Wave Starting The SDRAM address location ofthe first sample of the wave file Address 
* Wave Ending One SDRAM address location less than that of the last sample of 
Address the wave file; this is necessary because the interpolation algorithm 
uses the current and next samples to calculate the output sample 
*Wave Loop The SDRAM address location ofthe first sample of the wave file to 
Starting Address which the player returns when looping; a value of zero indicates that no looping is to occur 
Base Note Pitch This value is copied directly from the PC IDF; see Table 5.1 for an 
explanation of this field 
Attack Volume This value is copied directly from the PC IDF; see Table 5.1 for an 
Increment explanation of this field 
Release Volume This value is copied directly from the PC IDF; see Table 5.1 for an 
Decrement explanation of this field 
* Note: Because of the hardware design, all values of parameters with an asterisk must be 
doubled for mono wave files, which includes all of the standard wave files. 
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INIIIAL APPEARANCE OF WINDOW 
APPEARANCE OF WINDOW DURING UPLOAD PROCESS 



















Fi'gure 5.2: Flow Chart ofthe Wave File Conversion Procedure 
96 Bits/12 Bytes Total 
*Byte 1 Byte 2 Byte 3 Bytes 4,5,6 Bytes 7,8,9 Byte 10 Byte 11 
"I" I"D" I "F" I 
T e1--t Characters Samples First Loop Base Attack 
(3 Bytes) in Wave Sample Note Volwne 
(3 Bytes) (3 Bytes) Pitch Increment 
(l Byte) (l Byte) 
*Byte lis the Least-Significant Byte in the IDF 




















96 Bits Total 














(8 Bits) (8 Bits) 
*Bit 95 is the Most-Significant Bit in the IDF 
Figure 5.4: Format ofiDF Data Stored in the PWMP (PWMP IDF) 
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Figure 5.8: Flow Chart of the Procedure for Converting Type 1 MIDI Files to Type 0 MIDI Files 
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Acoustic Grand Piano 
001 : Bright Acoustic Piano 
002: Electric Grand Piano 
003: Hanky-Tonk Piano 
004: Rhodes Piano 





010: Music Box 
011 : Vibraphone 
012: Marimba 
013: Xylophone 
014: Tubular Bells 
015: Dulcimer 
016: Hammond Organ 
017: Percussive Organ 
018: Rock 0 rgan 
019: Church 0 rgan 
020: Reed Organ 
021 : Accordion 
022: Harmonica 
023: Tango Accordion 
024: Acoustic Guitar (Nylon) 
025: Acoustic Guitar (Steel) 
026: Electric Guitar (Jazz) 
027: Electric Guitar (Clean) 
028: Electric Guitar 
Figure 5.9: Instrument Associations Form 
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000: Acoustic Grand Piano 
001 : Bright Acoustic Piano 
002: Electric Grand Piano 
003: H onky-Tonk Piano 
004: Rhodes Piano 
005: Chorused Piano 




010: Music Box 
011 : Vibraphone 
012: Marimba 
013: Xylophone 
014: Tubular Bells 
015: Dulcimer 
016: Hammond Organ 
017: Percussive Organ 
018: Rock 0 rgan 
019: Church 0 rgan 
020: Reed Organ 
021 : Accordion 
022: Harmonica 
023: Tango Accordion 
024: Acoustic Guitar [Nylon) 
025: Acoustic Guitar [Steel) 
026: Electric Guitar [Jazz) 
027: Electric Guitar 
028: Electric Guitar 











Song Fi les 
Find Block 














ark Block as Bad 
by Setting Block 










>-_.._Port Signals tot---..< 
Inform Device 
Yes 










Read and Store 
Operation 
Status 
Set Parallel Port 
Signals to Indicate 
Page Program 
Completion 





The entire design was assembled and successfully tested by the author. While the PWMP 
functioned as anticipated, five aspects of its performance are worth discussing. 
First, the data upload rate was measured at approximately 450 kB/s on a PC with an Intel 
Pentium II processor rated at 450 MHz. While parallel ports are capable of higher transfer rates, 
the speed that is realized depends on the PC processor since a few calculations need to be 
executed between the transmissions of bytes, and because processor speed appears to affect the 
time required to change the parallel port logic values. Testing indicated that PCs with faster 
processors completed transmissions in less time. A computer with a Pentium 4 processor rated 
above 2 GHz was capable of transferring the same files as the 450-MHz computer at a rate of 
over 700 kB/s. A faster connection such as USB or Firewire would further improve upload 
times, but NAND flash memory write timing would limit the transfer speed to between about 2 
and 6 MB/s. In the end, the parallel port connection proved sufficiently fast for its 
implementation simplicity, giving the PC the capability of uploading over an hour of average 
song files in less than 15 s. 
Second, a maximum of 32 notes can be played simultaneously. Actually, this number is 
64, if notes that have received a "Note Off' event but are still finishing sounding are included. 
While modem sound cards have the ability to play more notes at once, 32 proved sufficient for 
playing most complex pieces available on the Internet. The distortion detection logic also 
proved to be adequate for minimizing the distortion in the output audio signal when many notes 
were playing simultaneously. 
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Third, only one wave file is used when playing each instrument. The best sound quality 
is achieved for notes played within approximately one octave of the base pitch of the file. 
However, notes higher or lower than this begin to sound less like the actual instrument. 
WAVmaker and MIDinight Express, by Polyhedric Software, have the ability to use multiple 
wave files for a single instrument, recorded at different pitches, to increase sound quality. For 
simplicity, this project was designed to use only one wave file. However, with extra logic and 
memory, wave files could be added for each instrument, improving sound quality. 
Fourth, when playing music with the PWMP, it is important to remember that the song 
files, like MIDI files, utilize a state-based system for playback. As events are encountered, note 
register parameter values are altered for the duration of the note. When playing all songs 
sequentially, errors such as skipping notes and playing notes at an incorrect pitch are virtually 
never encountered. However, when the location of playback in a song is abruptly changed, such 
as when the forward or reverse buttons are pressed, errors become more frequent. Some are 
corrected within a few seconds as playback continues, while others can persist for the duration of 
the song or longer. Resetting the PWMP by cycling the power always corrects any such 
problems. The hardware also contains logic that attempts to reset note register parameter values, 
but errors still occasionally occur. 
The final noteworthy topic is the linear interpolation algorithm. More accurate 
interpolation could be done using a fast Fourier transform algorithm with up-sampling and 
down-sampling to change the pitch of the notes. However, this would likely have required more 
FPGA space than that available in Spartan 2's, especially since arithmetic functions require large 
amounts of FPGA logic. Linear interpolation was simple to implement and still produces high 
quality sound output. 
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6.2 Power Consumption Estimate 
Minimal power consumption was a goal of this project since it operates on batteries. To 
this end, all of the CPLD macrocells were placed in low power mode, decreasing average current 
draw by around fifty milliamps. An LCD was substjtuted for the seven-segment LED displays, 
further reducing current draw by as much as 100 rnA. Table 6.1 shows the average current draw, 
read from a meter built into the power supply, and power dissipation of the PWMP during 
different operations. Tests indicated little advantage to using NiMH batteries over alkaline, 
despite the large current draw of the PWMP. Four fully charged NiMH AA batteries powered 
the device during continuous playback for approximately 4.5 h, while four alkaline batteries 
lasted 4 h. 
6.3 Cost Analysis 
Low cost was also a goal of this project and influenced many design decisions, especially 
component choices. Table 6.2 presents a list of the components used in building the PWMP, the 
cost of each of these for the prototype, and an estimated amount if they were purchased in bulk 
for production (bulk prices were taken from the websites of electronic parts distributors). A 
projected production cost below $100 would be ideal. However, a more realistic value, given the 
nature ofthe device, was $200. As can be seen from Table 6.2, the latter goal was exceeded with 
a total estimated production cost of $139.66. The numbers used for this calculation assume that 
at least 50 000 PWMPs would be produced. Also, note that the bulk quantities of some of the 
components are low because distributor websites did not list larger numbers. This indicates that 
further reduction of the estimated production cost may be possible. 
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6.4 Tables 
Table 6.1: Average PWMP Current Draw and Power While Performing Various Operations 
Operation Average Average Power Current Consum_l)_tion (at 3.3V) 
Transfer of Data from NAND Flash Memory to 410mA 1.4 w SDRAM 
Downloading Data 260mA 0.9W 
Idle/Not Playing Music 320mA 1.1 w 
Paused 320mA 1.1 w 
Executing Forward, Reverse, Previous Song, or 330mA 1.1 w Next Song 
Playing Music 430mA 1.4 w 
Table 6.2: Bill of Materials for PWMP Prototype and Projected Production Costs 
Number Number Cost per Proto Number at Cost per Production Component Part Number per at Proto Number Cost Production Number Cost Device Price Price 
Main PCB -- 1 5 $524.00 $104.80 50000 $275,000.00 $5.50 
Front Panel PCB -- 1 1 $0.00 $0.00 50000 $67,000.00 $1 .34 
Back Panel PCB -- 1 1 $0.00 $0.00 50000 $67,000.00 $1 .34 
Box PC-11402 1 1 $13.30 $13.30 100 $835.00 $8.35 
4-40 X 3/41N M/F 8220 4 1 $0.36 $1.44 1 $0.36 $1.44 Brass Spacer 
4-40 X 3/81N Nylon 4053 4 1 $0.13 $0.52 1 $0.13 $0.52 Spacer 
4-40 X 1/4 SS RD 91783A 106-0 4 1 $0.10 $0.40 1 $0.10 $0.40 HD Screw 
Battery Holder 2478 1 1 $1 .10 $1 .10 1000 $480.52 $0.48 
Power Switch SRB22A2 1 1 $0.73 $0.73 5000 $1 ,700.00 $0.34 DBBNN 
Black Buttons D6 c 90 3 1 $1 .17 $3.51 1000 $405.60 $1 .22 
Blue Buttons D6 c 60 2 1 $0.94 $1 .88 1000 $405.60 $0.81 
Red Buttons D6 C40 4 1 $0.94 $3.76 1000 $405.60 $1.62 
LCD Display LCD-S301 1 1 $1 .66 $1 .66 1000 $1,037.50 $1 .04 C31TF 
Parallel Port 172-025-211- 1 1 $4.81 $4.81 1000 $2,075.00 $2.08 Connector 001 
Volume Control EVJ- 1 1 $2.62 $2.62 25000 $23,692.50 $0.95 Potentiometer Y10F03A54 
Headphone Jack SJ-3513 1 1 $0.80 $0.80 2500 $887.78 $0.36 
Spartan 2 FPGA XC2S200- 1 1 $35.01 $35.01 600 $14,028.00 $23.38 5PQ208C 
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Table 6.2: (Continued) 
Number Number Cost per Proto Number at Cost per Production Component Part Number per at Proto Production 
Device Price Number Cost Price Number Cost 
CPLD XC95144XL- 1 1 $19.93 $19.93 100 $1,456.35 $14.56 5TQ144C 
128 Mbit NAND TC58DVM72 4 1 $8 .20 $32.80 1 $8 .20 $32.80 Flash A1FTI 
256 Mbit SDRAM MT48LC16 2 1 $12 .36 $24.72 100 $1 ,206.00 $24.12 M16A2TG-7E 
2 Mbit Flash Memory AT49BV002- 2 1 $5.16 $10.32 100 $368.09 $7.36 90JC 
Flash Memory PLCC 940-99-032- 2 1 $0.82 $1 .64 5000 $1,631 .50 $0.65 Socket 24-000000 
3.3 V Voltage MAX688CSA 1 1 $4.35 $4.35 100 $209.92 $2.10 Regulator 
2.5 V Voltage MIC2941ABU 1 1 $2.45 $2.45 1000 $1 ,660.00 $1 .66 Regulator 
PNP Transistor FZT749TA 1 1 $1.38 $1.38 500 $202.65 $0.41 
Dual 4-lnput AND SN74LV21 1 1 $0.60 $0.60 500 $105.00 $0.21 Gate ADBR 
DAC PCM1771PW 1 1 $4.16 $4.16 5000 $11 ,875.00 $2.38 
50 MHz Oscillator CBLV-3C- 1 1 $3.75 $3.75 500 $588.55 $1 .18 50.0000-T 
11.2896 MHz CMX309FBC 1 1 $2.81 $2.81 100 $150.00 $1 .50 Oscillator 11 .2896MTR 
0.01 !J.F Capacitor ECJ- 13 1 $0.26 $3.33 1000 $102.20 $1 .33 Array TVB1C103M 
0.1 !J.F Capacitor ECJ- 4 1 $0.50 $1 .98 1000 $304.12 $1 .22 Array RVB1C104M 
1 00 pF Capacitor 0603N101 5 1 $0.06 $0.29 1000 $13.52 $0.07 J500NT 
0.022 !J.F Capacitor C0603C223 2 1 $0.23 $0.46 1000 $54.60 $0.11 K3RACTU 
0.01 !J.F Capacitor C0603C103 1 1 $0.02 $0.02 1000 $9.88 $0.01 K5RACTU 
0.22 !J.F Capacitor ECJ- 1 1 $0.12 $0.12 1000 $50.18 $0.05 1VB1A224K 
1 J.LF Capacitor ECJ- 4 1 $0.13 $0.53 1000 $52.79 $0.21 1VB1C105K 
4.7 !J.F Capacitor EEV- 1 1 $0.25 $0.25 1000 $118 .00 $0.12 HA1V4R7R 
1 0 !J.F Capacitor T491A106 3 1 $0.19 $0.57 1000 $96.25 $0.29 K006AS 
220 !J.F Capacitor ECE- 4 1 $0.27 $1.09 500 $80.00 $0.64 VOGA221SP 
Schottky Diode SBL 1045CT 1 1 $1 .54 $1 .54 2500 $1,825.00 $0.73 
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Table 6.2: (Continued) 
Number Number Cost per Proto Number at Cost per Production Component Part Number per at Proto Number Cost Production Number Cost Device Price Price 
JT AG Programming 87332-1420 1 1 $2.13 $2.13 1000 $831 .06 $0.83 Socket 
22 Q Resistor Array EXB- 1 1 $0.10 $0.10 1000 $51 .60 $0.05 38V220JV 
1 kQ Resistor Array EXB- 1 1 $0.10 $0.10 1000 $51 .60 $0.05 38V102JV 
1 0 kQ Resistor Array EXB- 10 1 $0.10 $0.96 1000 $51 .60 $0.52 38V103JV 
16 Q Resistor ERJ- 2 1 $0.08 $0.16 1000 $16.24 $0.03 6GEYJ160V 
1 kn Resistor 9C08052A 1 1 $0.10 $0.10 1000 $16.82 $0.02 1001FKHFT 
1 050 Q Resistor 9C08052A 1 1 $0.10 $0.10 1000 $16.82 $0.02 1051FKHFT 
1 0 kQ Resistor 9C08052A 6 1 $0.10 $0.61 1000 $16.82 $0.10 1002FKHFT 
19.1 kQ Resistor 9C08052A 1 1 $0.10 $0.10 1000 $16.82 $0.02 1912FKHFT 
1 00 kQ Resistor ERJ- 1 1 $0.08 $0.08 1000 $16.24 $0.02 6GEYJ104V 
Total Proto Cost: $299.86 Production Cost: $139.66 
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APPENDIX A 
PRINTED CIRCUIT BOARD SCHEMATICS 
Figures A.l-A.9 show OrCAD Capture schematics of the main printed circuit board. 
Figure A.lO shows the OrCAD layout of the main printed circuit board. Figures A.ll -A.12 
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Figure A.8: Schematics of the Main PCB (FPGA) 
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Layer 1: Component Side 
Layer 2: Ground Plane 
Layer 3: Power Plane 
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Figure A.l2: Layout ofthe Back Panel PCB 
APPENDIXB 
PRINTED CIRCUIT BOARD PIN CONNECTIONS 
Tables B.l-B.ll list the pin connections for components on the printed circuit board. 







Table B.l: (Continued) 
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Vccint (+3.3V) 
-VCCIO (+2 5V) 
GND 
Vccint (+3.3V) 
VCCIO (+2 5V) 
GND 
Table B.l: (Continued) 
GND 
VCCIO (+2 5V) 
Vccint (+3.3V) 
Table B.2: CPLD Pin Connections 
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Table B.2: (Continued) 
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Table B.2: (Continued) 
Table B.3: Flash Memory Pin Connections 
Flash Pin To Chip Chip Pin# Signal 
A17 CPLD 137 FLASH A17 
A16 CPLD 135 FLASH A16 
A15 CPLD 134 FLASH A15 
A14 CPLD 138 FLASH A14 
A13 CPLD 139 FLASH A13 
A12 CPLD 133 FLASH A12 
A11 CPLD 4 FLASH A11 
A10 CPLD 9 FLASH A10 
A9 CPLD 142 FLASH A9 
A8 CPLD 140 FLASH A8 
A7 CPLD 132 FLASH A7 
A6 CPLD 131 FLASH A6 
AS CPLD 130 FLASH A5 
A4 CPLD 129 FLASH A4 
A3 CPLD 128 FLASH A3 
A2 CPLD 126 FLASH A2 
A1 CPLD 125 FLASH A1 
AO CPLD 124 FLASH AO 
CE' CPLD 10 FLASH CE 
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Table B.4: Fifty-Pin Header Pin Connections 
Cable Pin# Function Chip Pin# Signal 
1 PDATO 37 RIBBON 1 
2 PDAT1 36 RIBBON 2 
3 PDAT2 35 RIBBON 3 
4 PDAT3 34 RIBBON 4 
5 PDAT4 33 RIBBON 5 
6 PDAT5 31 RIBBON 6 
7 PDAT6 30 RIBBON 7 
8 PDAT7 29 RIBBON 8 
9 PDAT8 27 RIBBON 9 
10 PCTRL 1 24 RIBBON 10 
11 PCTRLO 23 RIBBON 11 
12 PSTAT1 22 RIBBON 12 
13 PST ATO 21 RIBBON 13 
14 TGL NORM 61 RIBBON 14 
15 NXT SNG 60 RIBBON 15 
16 FWD 59 RIBBON 16 
17 REW 58 RIBBON 17 
18 PREV SNG 57 RIBBON 18 
19 VOL UP 56 RIBBON 19 
20 VOL OWN 54 RIBBON 20 
21 STOP 53 RIBBON 21 
22 PLAY 52 RIBBON 22 
23 3C 51 RIBBON 23 
24 3B 50 RIBBON 24 
25 3D 49 RIBBON 25 
Note: This header is labeled the "Ribbon Cable" in the schematics for the main PCB (see Figure 
A.l ). The interface supports the connection of a ribbon cable, but individual wires were utilized 
in the final design because of room constraints in the box. 
Table B.5: DAC Pin Connections 
DAC Pin# To Chip Chip Pin# Signal 
1 FPGA 20 DAC LRCK 
2 FPGA 18 DAC DATA 
3 FPGA 17 DAC BCK 
4 CPLD 64 DAC PD 
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Table B.6: SDRAM Pin Connections 
Table B.7: NAND Flash Memory Pin Connections 
NAND Pin To Chip Chip Pin# Signal NAND Pin To Chip Chip Pin# Signal 
RE' FPGA 142 NAND RE 103 (4) FPGA 173 NAND4 D3 
CE' FPGA 146 NAND CE 102 (4) FPGA 174 NAND4 D2 
CLE FPGA 147 NAND CLE 101 (4) FPGA 175 NAND4 D1 
ALE FPGA 148 NAND ALE 108 (3) FPGA 151 NAND3 D8 
WE' FPGA 149 NAND WE 107 (3) FPGA 152 NAND3 D7 
WP' FPGA 150 NAND WP 106 (3) FPGA 154 NAND3 D6 
READY FPGA 141 NAND READY 105 (3) FPGA 160 NAND3 D5 
108 (4) FPGA 165 NAND4 D8 104 (3) FPGA 161 NAND3 D4 
107 (4) FPGA 166 NAND4 D7 103 (3) FPGA 162 NAND3 D3 
106 (4) FPGA 167 NAND4 D6 102 (3) FPGA 163 NAND3 D2 
105 (4) FPGA 168 NAND4 D5 101 (3) FPGA 164 NAND3 D1 
104 (4) FPGA 172 NAND4 D4 108 (2) FPGA 132 NAND2 D8 
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Table B.7: (Continued) 
NAND Pin To Chip Chip Pin# Signal NAND Pin To Chip Chip Pin# Signal 
107 (2) FPGA 133 NAND2 D7 107(1) FPGA 121 NAND1 D7 
106 (2) FPGA 134 NAND2 D6 106(1) FPGA 122 NAND1 D6 
105 (2) FPGA 135 NAND2 D5 105(1) FPGA 123 NAND1 D5 
104 (2) FPGA 136 NAND2 D4 104 (1) FPGA 125 NAND1 D4 
103 (2) FPGA 138 NAND2 D3 103 (1) FPGA 126 NAND1 D3 
102 (2) FPGA 139 NAND2 D2 102 (1) FPGA 127 NAND1 D2 
101 (2) FPGA 140 NAND2 D1 101 (1) FPGA 129 NAND1 D1 
108(1) FPGA 120 NAND1 D8 
Note: Chip 4 is the most significant chip, and chip 1 is the least significant. 
Table B.8: 50 MHz Oscillator Pin Connection 
OSC Pin# CPLD Pin# FPGA Pin# Signal 
3 32 185 CLK 50MHZ 
Table B.9: 11.2896 MHz Oscillator Pin Connection 
OSC Pin# CPLD Pin# FPGA Pin# Signal 
3 --- 182 CLK 11.2896MHZ 
Table B.10: 3.3 V Voltage Regulator Pin Connection 
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Table B. II: FPGA-CPLD Interface Pin Connections 
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FPGA 1 VHDL CODE 
The VHDL representation of the HDL Designer schematic in Appendix C, as well as all 
blocks shown in the schematic, is given in this appendix. Section titles correspond with the 
block names from the schematic. This VHDL code was synthesized using Leonardo Spectrum. 
Note that the option to preserve the hierarchy during synthesis was not utilized, while the option 
to drive the FPGA "done" pin during FPGA bitfile generation was employed. 
D.l Control_Logic 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
FPGA 1 >> Control Logic 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 












move data to SDRAM 
prog_change 
parport ctrl 













std logic ; 
std logic ; 
std logic ; 
std logic ; 
std logic ; 





std logic ; 
-
std logic ; 
-
std logic vector 
- -
ARCHITECTURE Control Logic_Arch OF Control_Logic IS 
-- State type declaration 















LOAD PROG 2 
Type Encoding Style scheme for LeonardoSpectrum 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE ENCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE of STATE TYPE : type is ONEHOT ; 
-- State machine state variables 
signal CURRENT STATE STATE TYPE ; 
signal NEXT STATE STATE TYPE ; 


















-- Internal signals 
signal cnt : std_logic_vector(22 downto 0) ; 
BEGIN 
Clocked Proc : process(sys elk , reset) 
begin 
if (reset= 1 1 1 ) then 
prog_change_int <= 1 1 1 ; 
move data to SDRAM int <= 1 0 1 ; 
- - -
high_digit_int(3 downto 0) <= x " d "; 
mid_digit_int(3 downto 0) <= x " d "; 
low_digit_int(3 downto 0) <= x " d "; 
cnt(22 downto 0) <= (others=> 1 0 1 ) ; 
CURRENT STATE <= BEGIN STATE ; 
elsif (sys_clk 1 event and sys elk 
CURRENT STATE <= NEXT STATE ; 
case CURRENT STATE is 
when BEGIN STATE => 
1 1 1 ) then 
cnt(22 downto 0) <= (others=> 1 0 1 ) ; 
when CHECK FOR CMD => 
downto 0) ; 
down to 0) ; 
downto 0) ; 
cnt(22 downto 0) <= cnt(22 downto 0) + 1 1 1 ; 
when BEGIN TRANSFER => 
move data to SDRAM int <= 1 1 1 ; 
- - - -
high_digit int(3 downto 0) 
mid_digit_int(3 downto 0) 
low_digit int(3 downto 0) 
when END TRANSFER => 
<= x " f "; 
<= x " f "; 
<= x " f "; 
move data to SDRAM int <= 1 0 1 ; 
- - -
when LOAD PROG 2 => 
prog_change int <= 1 0 1 ; 
when others => 
null ; 
end case ; 
end if ; 
end process Clocked Proc ; 
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Nextstate Proc process(CURRENT_STATE , transferring_data , 
downloading_data , NAND Flash Cont ready , 
SDRAM_Cont ready , parport ctrl , cnt) 
begin 
case CURRENT STATE is 
when BEGIN STATE => 
if ((transferring_data = 1 0 1 ) and (downloading data 
(NAND_Flash_Cont_ready = 1 1 1 ) and 
(SDRAM_ Cont ready= 1 1 1 ) and 
(parport ctrl ( 1 down to 0) = 11 11 11 ) ) then 
NEXT STATE <= CHECK_FOR_CMD ; 
else 
NEXT STATE <= BEGIN STATE ; 
end if ; 
when CHECK FOR CMD => 
if ((downloading_data 
(parport_ctrl(1 
NEXT STATE <= BEGIN 
1 1 1 ) or 
downto 0) /= 11 11 11 )) then 
STATE ; 
1 0 1 ) and 
elsif (cnt(22 downto 0) = 11 11111111111111111111111 11 ) then 
NEXT STATE <= BEGIN TRANSFER ; 
else 
NEXT STATE <= CHECK FOR CMD ; 
end if ; 
when BEGIN TRANSFER => 
if (transferring_data = 1 1 1 ) then 
NEXT STATE <= END TRANSFER ; 
else 
NEXT STATE <= BEGIN TRANSFER ; 
end if ; 
when END TRANSFER => 
if (transferring_data = 1 0 1 ) then 
NEXT STATE <= LOAD PROG 2 ; 
else 
NEXT STATE <= END TRANSFER ; 
end if ; 
when LOAD PROG 2 => 
NEXT STATE <= LOAD PROG 2 ; 
when others => 
NEXT STATE <= BEGIN STATE ; 
end case ; 
end process Nextstate Proc ; 
-- Assign outputs 
prog_change <= prog_change_int ; 
move data to SDRAM <= move data to SDRAM int ; 
- - - - - -
high_digit(3 downto 0) <= high_digit int(3 downto 0) ; 
mid digit(3 downto 0) <=mid d i git int(3 downto 0) ; 
low=digit(3 downto 0) <= low=digit-int(3 downto 0) ; 
END Control_ Logic_Arch ; 
D.2 Ctrl Debouncer 




FPGA 1 >> Ctrl Debouncer 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee.std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Ctrl Debouncer IS 
PORT ( 
) ; 
sys elk IN 
parport ctrl in IN 
reset IN 
parport ctrl OUT 











logic_vector (1 DOWN TO 
-
ARCHITECTURE Ctrl Debouncer Arch OF Ctrl Debouncer IS 
signal last ctrl 
signal cnt 
signal ctrl int 
signal DEB STATE 
std_logic_vector(l downto 0) ; 
std_logic_vector(4 downto 0) ; 
std_logic_vector(l downto 0) ; 
std_logic_vector(l downto 0); 
BEGIN 
Ctrl Debouncer_Proc : process(sys elk , reset) 
begin 
if (reset= 1 1 1 ) then 
last_ctrl(l downto 0) <= " 00 "; 
cnt(4 downto 0) <= " 00000 "; 
ctrl int(l downto 0) <= " 00 "; 
DEB STATE <= " 00 "; 
elsif (sys_clk 1 event and sys_clk 
case DEB STATE is 
when " 00 " => 
1 1 1 ) then 
0) ; 
0) 
if (parport ctrl in(l downto 0) /= ctrl int(l downto 0)) then 
DEB STATE <= " 01 "; 
else 
DEB STATE <= " 00 " ; ' 
end if ; 
when " 01 " => 
last_ctrl(l downto 0) <= parport ctrl in(l downto 0) ; 
cnt(4 downto 0) <= " 00000 "; 
DEB STATE<= " 10 " ; 
when " 10 " => 
if (parport ctrl in(l downto 0) /= 
last ctrl(l downto 0)) then 
DEB STATE <= " 01 "; 
elsif (cnt(4 downto 0) = " 11111 " ) then 
DEB STATE <= " 11 "; 
else 
cnt(4 downto 0) <= cnt(4 downto 0) + 1 1 1 ; 
DEB STATE <= " 10 "; 
end if ; 
when others => 
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ctrl_int(l downto 0) <= parport ctrl in(l downto 0) ; 
DEB STATE <= " 00 "; 
end case ; 
end if ; 
end process Ctrl Debouncer Proc ; 
parport ctrl(l downto 0) <= ctrl int(l downto 0) ; 
END Ctrl Debouncer Arch ; 
D.3 DLLs 
Auth or : Ryan Mokos 
Date 2/2003 
Hierarchy : 
FPGA 1 >> DLLs 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic~unsigned . all ; 
ENTITY DLLs IS 
PORT ( 













END DLLs ; 
ARCHITECTURE DLLs Arch OF DLLs IS 
signal logic_O 
signal BUFG in 










in std logic ; 
out std_logic 
end component ; 
-- Clock Delay- Locked Loop component 
component CLKDLL 
generic ( 






in std_logic ; 
in std_logic ; 
in std_logic ; 
TRUE 
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CLKO out std logic ; 
-
CLK90 out std logic ; 
-
CLK180 out std logic ; 
-
CLK270 out std logic ; 
CLK2X out std logic ; 
CLKDV out std logic ; 
-
LOCKED out std_logic 
) ; 
end component ; 
attribute LOC string ; 
attribute LOC of BUFG 0 
attribute LOC of DLL 1 
attribute LOC of DLL 3 
label is " GCLKBUF1 "; 
label is " DLLl "; 
label is " DLL3 "; 
BEGIN 
END 
logic_O <= ' 0 '; 
BUFG 0 : BUFG 
port map ( 
I => BUFG in , 
0 => sys clk_int 
) ; 
DLL 1 : CLKDLL 
port map ( 
CLKIN => elk 50MHz , 
-
CLKFB => SDRAM back 
RST => logic 0 , 
-
CLKO => SDRAM elk , 
-
CLK90 => open , 
CLK180 => open , 
CLK270 => open , 
CLK2X => open , 
CLKDV => open , 
LOCKED => open 
) ; 
DLL 3 : CLKDLL 
port map ( 
CLKIN => elk 50MHz , 
-
elk , 
CLKFB => sys elk int , 
-
RST => logic 0 , 
-
CLKO => BUFG in , 
-
CLK90 => open , 
CLK180 => open , 
CLK270 => open , 
CLK2X => open , 
CLKDV => open , 
LOCKED => open 
) ; 
sys elk <= sys elk int ; 
-
DLLs Arch ; 
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D.4 Data Debouncer 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
FPGA 1 >> Data Debouncer 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
USE ieee.std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Data Debouncer IS 
PORT ( 
sys elk IN 







reset IN std_logic ; 
parport_ data OUT std logic vector 
- -) ; 
END Data Debounce r 
( 8 DOWN TO 
(8 DOWN TO 
ARCHITECTURE Data Debouncer Arch OF Data Debouncer IS 
signal last data 
signal cnt 
signal data int 
signal DEB STATE 
std_logic_vector(8 downto 0) ; 
std_logic_vector(4 downto 0) ; 
std_logic_vector(8 downto 0) ; 
std_logic_vector(l downto 0) ; 
BEGIN 
Data Debouncer Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
l ast_data(8 downto 0) <= " 000000000 "; 
cnt(4 downto 0) <= " 00000 "; 
data int(8 downto 0) <= " 000000000 "; 
DEB STATE <= " 00 "; 
elsif (sys_clk ' event and sys elk= ' 1 ' ) then 
case DEB STATE is 
when " 00 " => 
0) ; 
0) 
if (parport_ data_in(8 downto 0) /=data int(8 downto 0)) then 
DEB STATE <= " 01 "; 
else 
DEB STATE <= " 00 "; 
end if ; 
when " 01 " => 
last_data(8 downto 0) <= parport_ data_in(8 downto 0) ; 
cnt(4 downto 0) <= " 00000 "; 
DEB STATE <= " 10 "; 
when " 10 " => 
if (parport_ data_in(8 downto 0) /= 
last_data(8 downto 0)) then 
DEB STATE <= " 01 "; 
elsif (cnt(4 downto 0) = " 11111 " ) then 
DEB STATE <= " 11 "; 
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else 
cnt(4 downto 0) <= cnt(4 downto 0) + ' 1 '; 
DEB STATE <= " 10 "; 
end if ; 
when others => 
data_int(B downto 0) <= parport_data in(B downto 0) ; 
DEB STATE<= " 00 "; 
end case ; 
end if ; 
end process Data Debouncer Proc ; 
parport_data(B downto 0) <=data int(B downto 0) ; 
END Data Debouncer Arch ; 
D.5 Digit_MUX 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
FPGA_1 >> Digit MUX 
LIBRARY ieee ; 
USE ieee . std_logic_ 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_ unsigned . all ; 
ENTITY Digit_MUX IS 
PORT ( 
sys_ clk IN std logic ; 
-
high_digit IN std logic_vector 
-
low_digit IN std_logic_vector 
mid_digit IN std_logic_vector 
reset IN std_logic ; 
digit_data OUT std logic_vector 
-
digit select OUT std_logic_vector 
) ; 
END Digit_MUX ; 



















signal digit select int 
std_logic_vector(3 downto 0) ; 
std_logic_vector(1 downto 0) ; 
BEGIN 
Digit_MUX_Proc : process(sys elk , reset) 
begin 
if (reset = ' 1 ' ) then 
cnt(9 downto 0) <= (others=> ' 0 ' ) ; 
digit_data int(3 downto 0) <= " 0000 "; 
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digit_select_int(1 downto 0) <= " 00 "; 
DIGIT_STATE <= " 00 "; 
elsif (sys clk ' event and sys elk= ' 1 ' ) then 
cnt(9 downto 0) <= cnt(9 downto 0) + ' 1 '; 
case DIGIT STATE is 
when " 00 " => 
digit_ data_int(3 downto 0) <= high_digit(3 downto 0) ; 
digit_select_int(1 downto 0) <= " 00 "; 
if (cnt(9 downto 0) = " 1111111111 " ) then 
DIGIT STATE<= " 01 "; 
end if ; 
when " 01 " => 
digit_data_int(3 downto 0) <= mid_digit(3 downto 0) ; 
digit_select_int(1 downto 0) <= " 01 "; 
if (cnt (9 downto 0) = " 1111111111 " ) then 
DIGIT STATE <= " 10 "; 
end if ; 
when " 10 " => 
digit_data int(3 downto 0) <= low_digit(3 downto 0) ; 
digit select int(1 downto 0) <= " 10 "; 
if (cnt(9 downto 0) = " 1111111111 " ) then 
DIGIT STATE <= " 11 "; 
end if ; 
when others => 
digit_data int(3 downto 0) <=high digit(3 downto 0) ; 
digit_select int(1 downto 0) <= " 11 "; 
DIGIT STATE <= " 00 "; 
end case ; 
end if ; 
end process Digit MUX Proc ; 
-- Assign outputs 
digit data(3 downto 0) <=digit data int(3 downto 0) ; 
digit select(1 downto 0) <=digit select int(1 downto 0) ; 
END Digit_MUX_Arch ; 
D.6 Download Buffer 
Author : Ryan Mokos 
Date 3/2003 
Hierarchy : 
FPGA 1 >> Download Buffer 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 








std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (31 DOWNTO 0) ; 
std_logic ; 
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std_logic ; sys_clk 
BRAM dout 
IN 
OUT std_logic_vector (31 DOWNTO 0) 
) ; 
END Download Buffer 
ARCHITECTURE Download Buffer Arch OF Download Buffer IS 
signal din low std logic vector(15 
- - -
signal din high std logic vector(15 
- -
-
signal dout low std_logic_vector(15 
-
signal dout high std logic 
- - -
signal logic 0 std logi c ; 
- -
s i gnal logic_l std_logic ; 






in STD LOGIC ; 
in STD LOGIC ; 
in STD LOGIC ; 









in STD_LOGIC_VECTOR(7 downto 0) ; 
in STD_LOGIC_VECTOR(15 downto 0) ; 
out STD_LOGIC_VECTOR(15 downto 0) 
) ; 
end component ; 
BEGIN 
Assign internal signals 
logic_O <= ' 0 '; 





din_low(15 downto 0) <= BRAM din(15 downto 0) ; 
din high(15 downto 0) <= BRAM_din(31 downto 16) ; 
ram low : RAMB4 Sl6 
port map ( 
WE => BRAM we , 
-
EN => logic 1 , 
-
RST => logic_O , 
CLK => sys elk , 
ADDR => BRAM addr , 
-
DI => din low, 
-
DO => dout low 
) ; 
ram high : RAMB4 Sl6 
-
port map ( 
WE => BRAM we , 
-
EN => logic_l , 
RST => logic 0 , 
-
CLK => sys elk , 
-
ADDR => BRAM addr , 
-
DI => din high , 
-




BRAM_dout(15 downto 0) <= dout_low(15 downto 0) ; 
BRAM_dout(31 downto 16) <= do~t_high(15 downto 0) ; 
END Download_Buffer_Arch ; 
D.7 FPGA_l (Structure File Generated by HDL Designer for Schematic) 




This file was generated for the top- level schematic of FPGA 1 by 
HDL Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_1ogic_arith . all ; 










NAND ce n 
NAND c1e 
NAND re n 
NAND we n 
NAND_wp_n 
SDRAM ba 
SDRAM cas n 
SDRAM elk 
SDRAM out addr 
SDRAM ras n 




flash ce n 
flash extra data 
flash oe n 




SDRAM out data 
flash data 
































std logic ; 
std logic ; 
std_logic_vector 
std logic vector 
- -
std_logic ; 
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic vector 
- -
std logic ; 
-
std logic ; 
-
std_logic_vector 
std logic ; 
-




std logic vector 
- -
std logic ; 
-
std logic vector 
- -
std logic ; 
-
std logic ; 
-








( 1 DOWNTO 0) ; 
( 8 DOWNTO 0) ; 
(1 DOWNTO 0) ; 
(12 DOWNTO 0) ; 
(3 DOWNTO 0) ; 
( 1 DOWN TO 0 ) ; 
( 14 DOWNTO 0) ; 
(2 DOWNTO 0) ; 
( 1 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
VHDL Architecture FPGA l . FPGA l . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE i eee . std_logic_1164 . a l l ; 
USE ieee . std_ logic_arith . all ; 
USE i eee . std_logic_unsigned . all ; 
LIBRARY FPGA 1 ; 
ARCHITECTURE struct OF FPGA 1 IS 
-- Architecture declarations 
type string_ array is array (natu r al range<> , natural range<>) 
of character ; 
attribute p i n number : string ; 
attribute pad : string ; 
attribute array_pin_number : string_array ; 
-- Pin Numbers for Final Design 
-- Clocks 
attribute pin_ number of clk_50MHz : signal is " pl85 "; 
attribute pad of clk_50MHz : signal is " IBUFG"; 
attribute pin_number of SDRAM_back_clk : signal is "p77 "; 
attribute pad of SDRAM back elk : signal is " IBUFG "; 
-- SO RAM 
attribute pin 
attribute pin 













SDRAM_we_ n : signal is "p95 "; 
SDRAM ras n : signal is "p90 "; 
SDRAM cas n : signal is "p94 "; 
SDRAM elk : signal is "p67 "; 
attribute array_pin_number of SDRAM_ba : signal is 
(0 => "p88 "' 1 => "p89 " ) ; 
attribute array_pin_number of SDRAM_out_addr : signal is 
(0 => " p68 ", 1 => "p69 ", 2 => " p87 ", 3 => "p70 ", 4 => " p71 ", 5 => "p73 ", 
6 => "p74 ", 7 => " p75 ", 8 => "p81 ", 9 => " p82 ", 10 => "p83 ", 
11 => "p84 "' 12 => "p86 " ) ; 
attribute a r ray_pin_number of SDRAM out data : signal is 
(0 => " pl09 ", 1 => "p l lO ", 2 => "plll ", 3 => " pl12 ", 4 => "p113 ", 
5 => "p 1 14 "' 6 => "p115 "' 7 => " p119 "' 8 => "p96 "' 
9 => "p97 ", 10 => "p98 ", 11 => " p99 ", 12 => "plOO ", 
13 => "plOl ", 14 => "p102 ", 15 => "p108 ", 16 => "p49 ", 
17 => "p57 ", 18 => " p58 ", 19 => "p59 ", 20 => "p60 ", 
21 => "p61 ", 22 => "p62 ", 23 => "p63 ", 24 => "p41 ", 
25 => "p42 ", 26 => " p43 ", 27 => "p44 ", 28 => " p45 ", 
29 => "p46 ", 30 => "p47 ", 31 => "p48 " ) ; 
-- Parallel Port 
attribute array_pin_number of parport ctrl in 
(0 => " p24 ", 1 => "p23 " ) ; 
attribute array_pin_number of parport_data_in 
signal is 
signal is 
(0 => "p27 ", 1 => "p29 ", 2 => " p30 ", 3 => "p31 ", 4 => " p33 ", 5 => "p34 ", 
6 => " p35 ", 7 => " p36 ", 8 => " p37 " ) ; 
attribute array_pin_number of parport stat : signal is 
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(0 => 11 p22 11 , 1 => 11 p21 11 ) ; 
Flash memory 
attribute pin number of flash 
-
ce n signal is ll p6 11; 
attribute pin number of flash 
-
oe n signal is ll p5 11; 
attribute pin number of flash we n signal is ll p4 11; 
- - -
attribute pin number of flash data signal is 11 pl53 11 ; 
attribute array_pin_ number of flash addr signal is 
(0 => 11 p204 11 , 1 => 11 p203 11 , 2 => 11 p202 11 , 3 => 11 p201 11 , 4 => 11 p200 11 , 
5 => 11 pl99 11 , 6 => 11 pl95 11 , 7 => 11 pl94 11 , 8 => 11 pl93 11 , 
9 => 11 pl92 11 , 10 => 11 pl91 11 , 11 => 11 pl89 11 , 12 => 11 pl88 11 , 
13 => 11 pl87 11 , 14 => 11 pl81 11 ) ; 
attribute array_pin_ number of flash extra data : signal is 
(0 => 11 p3 11 , 1 => 11 p206 11 , 2 => 11 p205 11 ) ; 
Digit MUX 
attribute array_pin number of digit select : signal is 
(0 => 11 pl5 11 , 1 => 11 pl4 11 ) ; 
attribute array_pin_number of digit_data signal is 
(0 => 11 pl0 11 , 1 => 11 p9 11 , 2 => 11 p8 11 , 3 => 11 p7 11 ) ; 
Control Logic 
attribute pin_number of prog_change signal is 11 pl6 11 ; 
-- NAND Flash 
attribute pin_ number of NAND ce n signal is 11 pl46 11 ; 
attribute pin number of NAND 
-
we n signal i s 11 pl49 11 ; 
attribute pin_ number of NAND re n signal is 11 pl42 11 ; 
attribute pin number of NAND cle : signal is 11 pl47 11 ; 
- -
attribute pin number of NAND ale : signal is 11 pl48 11 ; 
-
-
attribute pin_ number of NAND _wp_n : signal is 11 pl50 11 ; 
attribute pin number of NAND ready : signal is 11 pl41 11 ; 
- -
attribute array _pin number of NAND io : signal is 
-( 0 => 11 pl65 11 , 1 => 11 pl66 11 , 2 => 11 pl67 11 , 3 => 11 pl68 11 , 4 => 11 pl72 11 , 
5 => 11 pl73 11 , 6 => 11 pl74 11 , 7 => 11 pl75 11 , 8 => 11 pl51 II f 
9 => 11 pl52 11 , 10 => 11 pl54 11 , 11 => 11 pl60 11 , 12 => 11 pl61 11 , 
13 => 11 pl62 11 , 14 => 11 pl63 11 , 15 => 11 pl64 II f 16 => 11 pl32 11 , 
17 => 11 pl33 11 , 18 => 11 pl34 II f 19 => 11 pl35 11 , 20 => 11 pl36 11 , 
21 => 11 pl38 11 , 22 => 11 pl39 11 , 23 => 11 pl40 11 , 24 => 11 pl20 11 , 
25 => 11 pl21 11 , 26 => 11 pl22 11 , 27 => 11 pl23 11 , 28 => 11 pl25 11 , 
29 => 11 pl26 11 , 30 => 11 pl27 11 , 31 => 11 pl29 11 ) ; 
-- Audio Out 
attribute pin_nurnber of Audio Out signal is 11 pl8 11 ; 
-- Internal signal declarations 
SIGNAL BRAM addr std logic_vector(7 DOWNTO 0) ; 
SIGNAL BRAM din std_logic_vector(31 DOWNTO 0) ; 
SIGNAL BRAM dout std_ logic_vector(31 DOWNTO 0) ; 
SIGNAL BRAM we std_logic ; 
SIGNAL NAND Flash_Cont_ready std_logic ; 
SIGNAL SDRAM_Cont ready std_logic ; 
SIGNAL SDRAM addr std_logic_vector(23 DOWNTO 0) ; 
SIGNAL SDRAM data std_logic_vector(31 DOWNTO 0) ; 
SIGNAL SDRAM done std_logic ; 
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SIGNAL SDRAM read 
SIGNAL SDRAM write 
SIGNAL block_ flag_ addr 
SIGNAL downloading_ data 
SIGNAL flag_ read 
SIGNAL flag_ ready 
SIGNAL flag_ set 




SIGNAL move data to SDRAM 




SIGNAL transferring_ data 













move data to SDRAM 
prog_change 
parport_ctrl 
END COMPONENT ; 
COMPONENT Ctrl Debouncer 
PORT ( 
sys elk IN 
parport ctrl in IN 
reset IN 
parport ctrl OUT 
) ; 
END COMPONENT ; 
COMPONENT DLLs 
PORT ( 
SDRAM back elk IN 
elk 50MHz IN 
SDRAM elk OUT 
sys elk OUT 
) ; 
END COMPONENT ; 
COMPONENT Data Debouncer 
PORT ( 
sys elk IN 














































std logic ; 
-
std_logic_vector 
DOWN TO 0) ; 
DOWN TO 0) ; 
DOWNTO 0) ; 
DOWN TO 0) ; 
DOWN TO 0) ; 
(3 DOWN TO 
(3 DOWN TO 
(3 DOWN TO 
( 1 DOWN TO 
std_logic ; 
std_logic_vector ( 1 DOWNTO 0) ; 
std_logic ; 















END COMPONENT ; 
COMPONENT Digit MUX 
PORT ( 





digit_ data OUT 
digit select OUT 
) ; 
END COMPONENT ; 
OUT std_logic_vector (8 DOWNTO 0) 
std_logic ; 
std logic_vector (3 DOWN TO 0) ; 
-
std_logic_vector (3 DOWN TO 0) ; 
std_logic_ vector (3 DOWN TO 0) ; 
std_logic ; 
std_logic_vector (3 DOWN TO 0) ; 
std_logic_vector ( 1 DOWNTO 0) 



















( 7 DOWNTO 0 ) ; 
(31 DOWNTO 0) ; 
( 31 DOWNTO 0 ) 











flash ce n 
flash extra data 
flash oe n 
flash we n 
flash data 


























std_logic_vector (14 DOWNTO 0) ; 
std logic ; 
-













































std logic vector 















( 31 DOWN TO 0 ) ; 
(1 DOWNTO 0) ; 
( 8 DOWNTO 0) ; 
( 7 DOWNTO 0) ; 
(31 DOWNTO 0) ; 
) ; 
NAND ce n 
NAND cle 
NAND re n 












END COMPONENT ; 



































std logic vector 
-
std logic ; 
-
std_logic_vector 
(23 DOWNTO 0) ; 
(31 DOWNTO 0) ; 
(11 DOWNTO 0) ; 
( 1 DOWNTO 0) ; 








END COMPONENT ; 
COMPONENT SDRAM Controller 
PORT ( 
) ; 
SDRAM addr IN 
SDRAM read IN 
SDRAM write IN 
reset IN 
sys_clk IN 
SDRAM Cant ready OUT 
SDRAM ba OUT 
SDRAM cas n 
SDRAM done 
SDRAM out addr 
SDRAM ras n 
SDRAM we n 
SDRAM data 








END COMPONENT ; 






std_logic_vector (1 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (12 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (31 DOWNTO 0) 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL Control_Logic USE ENTITY FPGA_l . Control Logic ; 
FOR ALL Ctrl_Debouncer USE ENTITY FPGA_l . Ctrl Debouncer ; 
FOR ALL DLLs USE ENTITY FPGA l . DLLs ; 
FOR ALL Data Debouncer USE ENTITY FPGA l . Data Debouncer ; 
- - -
FOR ALL Digit_MUX USE ENTITY FPGA_l . Digit_ MUX ; 
FOR ALL Download Buffer USE ENTITY FPGA l . Download Buffer ; 
- - -
FOR ALL Flash Controller USE ENTITY FPGA l . Flash Controller ; 
- - -
FOR ALL NAND Flash Controller USE ENTITY FPGA l . NAND Flash Controller ; 
- - - - -
FOR ALL Reset Counter USE ENTITY FPGA l . Reset Counter ; 
- - -





Architecture concurrent statements 
HDL Embedded Text Block 1 ebl 
SDRAM read signal 
SDRAM_read <= ' 0 '; 
-- HDL Embedded Text Block 2 eb2 
-- Audio data output signal 
Audio Out<= ' 0 '; 
Instance port mappings . 
I9 : Control_Logic 
PORT MAP ( 
NAND_Flash_Cont ready => NAND_Flash_Cont_ready , 
) ; 
SDRAM_ Cont_ready => SDRAM_Cont_ready , 







move data to SDRAM 
prog_ change 
parport ctrl 
=> reset , 
=> sys_ clk , 
=> transferring_data , 
=> high_digit , 
=> low_digit , 
=> mid_digit , 
=> move data to SDRAM , 
=> prog_change , 
=> parport_ctrl 
Il : Ctrl Debouncer 
PORT MAP ( 
sys elk => sys_clk , 
parport ctrl in => parport ctrl in , 
=> reset , reset 
parport ctrl => parport ctrl 
) ; 
IS : DLLs 
PORT MAP 
SDRAM back elk => 
elk 50MHz => 
SDRAM elk => 
SDRAM _back_ elk , 
clk_50MHz , 
SDRAM elk , 
sys elk 
) ; 
I2 : Data Debouncer 
PORT MAP ( 
=> sys elk 
sys elk => sys_clk , 
parport data in => parport_data in , 
=> reset , reset 
parport_ data => parport _data 
) ; 
I7 : Digit_MUX 





=> sys elk , 
=> high_digit , 
=> low_digit , 
=> mid_digit , 
reset => reset , 
) ; 
digit_data => digit_data , 
digit select => digit select 
I3 Download Buffer 
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PORT MAP ( 
BRAM addr => BRAM addr , 
-
BRAM din => BRAM din , 
-
BRAM we => BRAM we , 
-
-
sys elk => sys elk , 
- -
BRAM dout => BRAM dout 
) ; 
I4 : Flash Controller 










=> flag_read , 
=> flag_set , 
=> reset , 
=> sys_elk , 
=> flag_ready , 
=> flag_value , 
=> flash_addr , 
flash ee n => flash_ee_n , 
) ; 
flash extra data => flash extra data , 
flash oe n 
flash we n 
flash data 
=> flash_oe_n , 
=> flash_we_n , 
=> flash data 
IO : NAND Flash Controller 










=> BRAM_dout , 
=> NAND_ready , 
=> SDRAM_done , 
=> flag_ready , 
=> flag_value , 
=> move data to SDRAM , 
=> parport_etrl , 
=> parport_data , 
reset => reset , 
) ; 
sys elk => sys_elk , 
BRAM addr => BRAM_addr, 
BRAM din => BRAM_din , 
BRAM we => BRAM _we , 
NAND Flash_Cont ready => NAND Flash_Cont ready , 
NAND ale 
NAND ee n 
NAND ele 
NAND re n 












=> NAND_ale , 
=> NAND_ee_n , 
=> NAND_ele , 
=> NAND_re_n , 
=> NAND_we_n , 
=> NAND_wp_n , 
=> SDRAM_addr , 
=> SDRAM_data , 
=> SDRAM_write , 
=> bloek_flag_addr , 
=> downloading_data , 
=> flag_read , 
=> flag_set , 
=> parport stat , 
=> transferring_data , 
=> NAND io 
IS Reset Counter 
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PORT MAP ( 
sys elk => sys elk , 
reset => reset 
) ; 
I6 : SDRAM Controller 
-





















SDRAM_out addr , 
SDRAM ras_n , 
SDRAM_we_n , 
SDRAM_data , 
SDRAM ba => 
SDRAM cas n => 
-
SDRAM done => 
SDRAM out addr => 
SDRAM ras n => 
SDRAM we n => 
- -
SDRAM data => 
SDRAM out data => SDRAM out data 
) ; 
END struct ; 
D.8 Flash Controller 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
FPGA 1 >> Flash Controller 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
USE i eee . std_logic_arith.all ; 
USE ieee . std_logic_unsigned . all ; 











flash ce n 
flash extra data 
flash oe n 












END Flash Controller 







std_logic_vector (14 DOWNTO 0) ; 
std_logic ; 





ARCHITECTURE Flash Controller Arch OF Flash Controller IS 
-- State type for state machine 
type STATE_TYPE is ( 
WAIT-FOR-CMD I 




WRITE_ 3 , 
WRITE_4 , 
WRITE_ 5 , 
WRI TE_6 , 
WRITE_7 , 
WRITE_8 , 
WRITE_ DELAY , 
WAIT FOR ACK 
) ; 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE_E NCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE OF STATE TYPE : TYPE IS ONEHOT ; 
-- State mach i ne variables 
signal CURRENT STATE STATE TYPE ; 
signal NEXT STATE STATE_TYPE ; 









flash extra data 
- -
flash addr int 
flash data int 
flash ce n int 
flash oe n int 
int : std_logic_vector(2 downto 0) ; 
std_logic_vector(14 downto 0) ; 
std_logic ; 
- --
flash we n int 









signal wait cnt 
std_logic_vector(2 downto 0) ; 
std_1ogi c_vector(1 1 downto 0) ; 
BEGIN 
3- bit counter 
Counter Proc : process(sys elk , reset) 
begin 
if (reset = ' 1 ' ) then 
cnt(2 downto 0) <= " 000 "; 
elsif (sys_clk ' event and sys elk= ' 1 ' ) then 
cnt(2 downto 0) <= cnt(2 downto 0) + ' 1 '; 
end if ; 
end process Counter_Proc ; 
-- Clocked process 
C1ocked_Proc : process(sys_clk , reset) 
begin 
if (reset= ' 1 ' ) then 
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flash_addr_int(l4 downto 0) <= (others=> 1 0 1 ) ; 
flash_extra_data int(2 downto 0) <= " 000 "; 
flash data int <= 1 Z 1 ; 
flash c e n int <= 1 1 1 ; 
flash oe n int <= 1 1 1 ; 
flash wen int <= 1 1 1 ; 
- --
flag_value_int <= 1 0 1 ; 
flag_ready_int <= 1 0 1 ; 
wait_cnt(ll downto 0) <= (others=> 1 0 1 ) ; 
CURRENT STATE <= WAIT FOR CMD ; 
elsif (sys clk 1 event and sys_clk = 1 1 1 ) then 
CURRENT STATE <= NEXT STATE ; 
- -
case CURRENT STATE is 
when WAIT FOR CMD => 
flash_extra_data_int( 2 downto 0) <= " 0 0 0 "; 
flash data int <= 1 Z 1 ; 
flash ce n int <= 1 1 1 ; 
- --
flash oe n int <= 1 1 1 ; 
flash wen int <= 1 1 1 ; 
- --
flag_value_int <= 1 0 1 ; 
flag_ready_int <= 1 0 1 ; 
when BEGIN READ => 
flash_addr_int(l4 downto 12) <= " 100 "; 
flash_ addr_int(ll downto 0) <= block_flag_addr(ll d ownto 0) ; 
flash ce n int <= 1 0 1 ; 
flash oe n int <= 1 0 1 ; 
- --
when READ DATA => 
flag_value_int <= flash data ; 
flag_ready_int <= 1 1 1 ; 
when BEGIN WRITE => 
flash_addr_int(l4 downto 0) <= " 101010101010101 "; 
flash_extra_data int( 2 downto 0) <= " 101 "; 
flash data int <= 1 0 1 ; 
flash ce n int <= 1 0 1 ; 
flash wen int <= 1 0 1 ; 
- --
when WRITE 2 => 
flash ce n int <= 1 1 1 ; 
flash wen int <= 1 1 1 ; 
- --
when WRITE 3 => 
flash_ addr_int(l4 downto 0) <= " 010101010101010 "; 
flash extra data int(2 downto 0) <= " 010 "; 
- -
flash data int <= 1 1 1 ; 
flash ce n int <= I 0 I ; 
flash we n int <= I 0 I ; 
- -
-
when WRITE 4 => 
flash ce n int <= I 1 I ; 
flash we n int <= I 1 I ; 
-
- -
when WRITE 5 => 
flash_ addr_int(l4 downto 0) <= " 101010101010101 "; 
flash_extra_data int(2 downto 0) <= " 100 "; 
flash data int <= 1 0 1 ; 
flash ce n int <= 1 0 1 ; 
flash wen int <= 1 0 1 ; 
- --
when WRITE 6 => 
flash ce n int <= 1 1 1 ; 
flash wen int <= 1 1 1 ; 
when WRITE 7 => 
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flash_addr_int(l4 downto 12) <= " 100 "; 
flash addr_int(ll downto 0) <= block_flag_addr(ll downto 0) ; 
flash_extra_data int(2 downto 0) <= " 000 "; 
flash data int <= ' 0 '; 
flash ce n int <= ' 0 '; 
flash_we_n_int <= ' 0 '; 
when WRITE 8 => 
flash ce n int <= ' 1 '; 
flash wen int <= ' 1 '; 
wait_cnt(ll downto 0) <= (others=> ' 0 ' ) ; 
when WRITE DELAY => 
wait_ cnt(ll downto 0) <=wait cnt(ll downto 0) + ' 1 '; 
when WAIT FOR ACK => 
flag_ready_int <= ' 1 '; 
when others => 
null ; 
end case ; 
end if ; 
end process Clocked Proc ; 
-- Next state process 
NextState Proc process(CURRENT STATE , cnt , flag_read , flag_set , 
wait cnt) 
begin 
case CURRENT STATE is 
when WAIT FOR CMD => 
if ((cnt(2 downto 0) = " 111 " ) and (flag_read = ' 1 ' )) then 
NEXT STATE <= BEGIN READ ; 
elsif ((cnt(2 downto 0) = " 111 " ) and (flag set= ' 1 ' )) then 
NEXT STATE <= BEGIN WRITE ; 
else 
NEXT STATE <= WAIT FOR_CMD ; 
end if ; 
when BEGIN READ => 
if (cnt(2 downto . O) = " 111 " ) then 
NEXT STATE <= READ DATA ; 
else 
NEXT STATE <= BEGIN READ ; 
end if ; 
when READ DATA => 
if (flag_ read = ' 0 ' ) t h en 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= READ DATA ; 
end if ; 
when BEGIN WRITE => 
if (cnt(2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE 2 ; 
else 
NEXT STATE <= BEGIN WRITE ; 
end if ; 
when WRITE 2 => 
if (cnt (2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE_3 ; 
else 
NEXT STATE <= WRITE 2 ; 
end if ; 
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when WRITE 3 => 
if (cnt(2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE 4 ; 
else 
NEXT STATE <= WRITE_3 ; 
end if ; 
when WRITE 4 => 
if (cnt(2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE_5 ; 
else 
NEXT STATE <= WRITE 4 ; 
end if ; 
when WRITE 5 => 
if (cnt(2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE_6 ; 
else 
NEXT STATE <= WRITE 5 ; 
end i f; 
when WRITE 6 => 
if (cnt (2 downto 0) = " 111 " ) then 
NEXT STATE <=WRITE 7 ; 
else 
NEXT STATE <= WRITE 6 ; 
end if ; 
when WRITE 7 => 
if (cnt(2 downto 0) = " 111 " ) then 
NEXT STATE <= WRITE 8 ; 
else 
NEXT STATE <=WRIT E 7 ; 
end if ; 
when WRITE 8 => 
NEXT STATE <= WRITE DELAY ; 
when WRITE DELAY => 
if (wait_cnt(11 downto 0) = " 110000000000 " ) then 
NEXT STATE <= WAIT FOR ACK ; 
else 
NEXT STATE <= WRITE DELAY ; 
end if ; 
when WAIT FOR ACK => 
if (f l ag_set = ' 0 ' ) then 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= WAIT FOR_ACK ; 
end if ; 
when others => 
NEXT STATE <= WAIT FOR CMD ; 
end case ; 
end process NextState Proc ; 
-- Assign outputs 
flash_extra_data(2 downto 0) <= flash_extra_data int(2 downto 0) ; 
flash_addr(14 downto 0) <= flash_addr int(14 downto 0) ; 
flash data <= flash data int ; 
flash ce n <= flash ce n int ; 
- - -
flash oe n <= flash oe n int ; 
- - -
f l ash we n <= flash we n int ; 
- - - - -
flag value <= flag value int ; 
- -
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flag_ready <= flag_ready_int ; 
END Flash Controller Arch ; 
- -
D.9 NAND Flash Controller 
Author : Ryan Mokos 
Date 3/2003 
Hierarchy : 
FPGA 1 >> NAND Flash Controller 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 

















NAND Flash_Cont ready 
NAND ale 
NAND ce n 
NAND cle 
NAND re n 











































std logic vector 
- -
std_logic ; 
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
std logic vector 
- -
std logic vector 
- -
std logic ; 
std logic ; 
std logic vector 
-




std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic; 
std logic vector 
-
std_logic_vector 
std logic ; 
std logic vector 
-
std logic ; 
-
std logic ; 
std logic ; 
-
std logic vector 
-
std logic ; 
-
std logic vector 
-
-
( 31 DOWNTO 0) ; 
(1 DOWNTO 0) ; 
( 8 DOWNTO 0) ; 
(7 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
( 2 3 DOWN TO 0) ; 
( 31 DOWNTO 0) ; 
( 11 DOWNTO 0) ; 
( 1 DOWNTO 0 ) ; 
( 31 DOWNTO 0) 
ARCHITECTURE NAND Flash Controller Arch OF NAND Flash Controller IS 
-- State type declaration 
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type STATE_ TYPE is ( 
-- Controller Initialization 
INIT_DELAY 1 










-- Mark Block as Bad 




-- Page Program 
READ_ADDR_1 1 
READ_ADDR_2 1 





ERASE_ CMD_B_3 1 
WAIT FOR_ERASE_START 1 
WAIT_FOR_ERASE_END 1 
WRITE_CMD_1_2 1 
WRITE_ CMD_3 1 
WRITE_ADDR_1_ 2 1 
WRITE_ADDR_3 1 
SET_BRAM_ADDR 1 
STORED DATA WRITE_1_ 2 1 
STORED_DATA_WRITE 3 1 








AP_CMD_ 4 1 
STAT CMD 1 2 1 
STAT_CMD_3_4 I 
READ_STAT_1_2 1 
























Type Encoding Style scheme for LeonardoSpectrum 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE_ENCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE of STATE TYPE : type is GRAY ; 
-- Declare current and next state signals 
signal CURRENT STATE STATE TYPE ; 
signal NEXT STATE STATE TYPE ; 
-- Registered outputs 
signal NAND ale int 
signal NAND_ce_n_int 




signal NAND re n int 
signal NAND we n int 
signal NAND_wp_n_int 




















signal parport_stat int 
signal BRAM we int 
signal BRAM addr int 
signal BRAM din int 
signal downloading_data_int 
signal NAND io int 
signal SDRAM data int 
-- Counters 
signal count 
signal data buffer cnt 






signal page cnt 
signal block cnt 
signal chip_cnt 
signal RAM addr cnt 
std_logic_vector(l5 downto 0) ; 
std_logic_vector(B downto 0) ; 
std_logic_vector(l downto 0) ; 
std_logic_vector(ll downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(4 downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(l downto 0) ; 


































signal addr cnt 
signal data_ byte cnt 
std_ logic_vector(l downto 0) ; 
std_logic_vector(9 downto 0) ; 
std_logic_vector(9 downto 0) ; 
-- Other signals 
signal x wait 








signal executed once 
signal f l ag_value_int 
signal buffered data 







signal data int 
signal stat int 
std_logic_vector(8 downto 0) ; 
std_l ogic_vector(14 downto 0) ; 
std_logic_vector(14 downto 0) ; 
std_logic_vector(14 downto 0) ; 
std_logic_vector(14 downto 0) ; 
std_logic_vector(31 downto 0) ; 
std_logic_vector(3 downto 0) ; 
BEGIN 
Clocked Controller Proc : process(sys elk , reset) 
begin 
if (reset = '1' ) then 
CURRENT STATE <= INIT DELAY ; 
-- Registered outputs 
NAND ale int <= ' 0 ' ; 
NAND ce n int <= ' 1 ' ; 
-
- -
NAND cle int <= ' 0 ' ; 
NAND re n int <= ' 1 ' ; 
NAND we n int <= ' 1 ' ; 
NAND_wp_n_int <= ' 0 '; 
SDRAM_addr_int(23 downto 0) <= (others=> ' 0 ' ) ; 
SDRAM write int <= ' 0 '; 
- -block_flag_addr_int(11 downto 0) <= (others=> ' 0 ' ) ; 
flag_read_int <= ' 0 '; 
flag_set_int <= ' 0 '; 
parport stat int(1 downto 0) <= " 11 "; 
BRAM we int <= ' 0 '; 
BRAM_addr_int(7 downto 0) <= (others=> ' 0 ' ) ; 
BRAM din int(31 downto 0) <= (others=> ' 0 ' ) ; 
downloading_data int <= ' 0 '; 
NAND_io_int(31 downto 0) <= (others=> ' Z ' ) ; 
SDRAM_data int(31 downto 0) <= (others=> ' Z ' ) ; 
-- Counters 
count(15 down to 0) <= (others => ' 0 ' ) ; 
data buffer cnt(8 down to 0) <= (others => ' 0 ' ) ; 
-
buf cnt(1 down to 0) <= (others => ' 0 ' ) ; 
-
flag cnt(11 down to 0) <= (others => ' 0 ' ) ; 
-
chipO blk cnt(9 down to 0) <= (others => ' 0 ' ) ; 
-
chip1_bl k_ cnt(9 down to 0) <= (others => ' 0 ' ) ; 
chip2_blk_ cnt(9 down to 0) <= (others => ' 0 ' ) ; 
chip3_blk_ cnt(9 down to 0) <= (others => ' 0 ' ) ; 
page cnt(4 down to 0) <= (others => ' 0 ' ) ; 
block cnt(9 down to 0) <= (others => ' 0 ' ) ; 
chip cnt(1 down to 0) <= (others => ' 0 ' ) ; 
-
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0 to 2 
0 to 528 
0 to 528 
RAM_addr_cnt(23 downto 
addr_byte(l downto 0) 
addr_cnt(9 downto 0) 
data_byte_cnt(9 downto 
-- Other signals 
x wait <= 1 0 1 ; 
first read <= 1 0 1 ; 
executed once <= 1 0 1 ; 
flag_value_int <= 1 0 1 ; 
buffered data <= 1 0 1 ; 
erase block <= 1 0 1 ; 





(others => I 0 I ) ; 
(others => I 0 I ) ; 
(others => I 0 I ) ; 
(others => I 0 I ) ; 
last_parport data(8 downto 0) <= (others=> 1 0 1 ) ; 
addr0(14 downto 0) <= (others=> 1 0 1 ) ; 
addrl(l4 downto 0) <= (others=> 1 0 1 ) ; 
addr2(14 downto 0) <= (others=> 1 0 1 ) ; 
addr3(14 downto 0) <= (others=> 1 0 1 ) ; 
data int(31 downto 0) <= (others=> 1 0 1 ) ; 
stat int(3 downto 0) <= (others=> 1 0 1 ) ; 
elsif (sys clk 1 event and sys elk= 1 1 1 ) then 
CURRENT STATE <= NEXT STATE ; 
case CURRENT STATE is 
when INIT DELAY => 
x wait<= 1 0 1 ; 
count(l5 downto 0) <= count(l5 downto 0) + 1 1 1 ; 
when RESET 1 2 => 
data_buffer_cnt(8 downto 0) <= (others=> 1 0 1 ) ; 
count( l5 downto 0) <= (others=> 1 0 1 ) ; 
NAND cle int <= 1 1 1 ; 
NAND ce n int <= 1 0 1 ; 
- --
NAND wen int <= 1 0 1 ; 
- --
NAND_io_int(31 downto 0) <= x " ffffffff "; 
x wait <= not x wait ; 
when RESET DELAY => 
count(l5 downto 0) <= count(l5 downto 0) + 1 1 1 ; 
case count(l5 downto 0) is 
when x " OOOO " => 
NAND wen int <= 1 1 1 ; 
- --
NAND_io_int(31 downto 0) <= x " ffffffff "; 
when others => 
NAND cle int <= 1 0 1 ; 
NAND_io_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
end case ; 
when CTRL 11 => 
when 
NAND we n int <= I 1 I ; 
- - -
WAIT FOR CMD => 
NAND ale int <= I 0 I ; 
NAND ce n int <= I 0 I ; 
- - -
NAND cle int <= I 0 I ; 
NAND re n int <= I 1 I ; 
NAND we n int <= I 1 I ; 
NAND_wp_n_int <= 1 0 1 ; 
NAND_io_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
buf_ cnt(l downto 0) <= " 00 "; 
flag_cnt(ll downto 0) <= (others=> 1 0 1 ) ; 
parport_stat int(l downto 0) <= " 00 "; 
chip0_blk_cnt(9 downto 0) <= (others=> 1 0 1 ) ; 
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when " 10 " => 
addr2(14 downto 8) <= parport_data(6 downto 0) ; 
when others => 
buffered_data <= parport_data(7); 
addr3(14 downto 8) <= parport_data(6 downto 0) ; 
end case ; 
executed_once <= ' 1 '; 
else 
if (parport_data(8 downto 0) /= 
last_parport_data(8 downto 0)) then 
executed once<= ' 0 '; 
end if ; 
end if ; 
when READ ADDR 2 => 
addr_byte(1 downto 0) <= " 00 "; 
if (executed_once = ' 0 ' ) then 
x_wait <= ' 0 '; 
last_parport_data(8 downto 0) <= 
parport_data(8 downto 0) ; 
case buf_cnt(1 downto 0) is 
when " 00 " => 
addr0(7 down to 0) <= parport 
-
when " 01 " => 
addr1(7 down to 0) <= parport_ 
when " 10 " => 
addr2(7 down to 0) <= parport 
when others => 
addr3(7 down to 0) <= parport 
-
end case ; 
data(7 down to 
data(7 down to 
data(7 down to 





buf_cnt(1 downto 0) <= buf_cnt(1 downto 0) + ' 1 '; 
executed once<= ' 1 '; 
else 
if (parport_data(8 downto 0) /= 
last_parport_data(8 downto 0)) then 
executed once<= ' 0 '; 
end if ; 
end if ; 
when ERASE CMD A 1 2 => 
NAND cle int <= ' 1 '; 
NAND wen int <= ' 0 '; 
- --
NAND_io_int(31 downto 0) <= x " 60606060 "; 
parport stat int(1 downto 0) <= " 00 "; 
x wait<= ' 1 '; 
when ERASE CMD A 3 => 
NAND wen int <= ' 1 '; 
- --
when ERASE ADDR 1 2 => 
NAND cle int <= ' 0 '; 
NAND wen int <= ' 0 '; 
- --
NAND ale int <= ' 1 '; 
case addr_byte(1 downto 0) is 





NAND_io_int(31 downto 24) <= 
NAND io int(23 downto 16) <= 
NAND_io_int(15 downto 8) 
NAND_io_int(7 downto 0) 
when others => 










NAND io int(30 down to 24) <= addr3(14 down to 8) ; 
- -
NAND io int(23) <= ' 0 ' ; 
- -
NAND io int(22 down to 16) <= addr2(14 down to 8) ; 
-
-
NAND io int(l5) <= ' 0 ' ; 
- -
NAND io int(l4 down to 8) <= addrl(l4 down to 8) ; 
-
-
NAND io int (7) <= ' 0 ' ; 
- -
NAND io int(6 down to 0) <= addr0(14 down to 8) ; 
- -
end case ; 
X wait <= ' 0 ' ; 
-
when ERASE ADDR 3 => 
NAND_we_n_int <= ' 1 '; 
addr_byte(l downto 0) <= addr_byte(l downto 0) + ' 1 '; 
when ERASE CMD B 1 2 => 
NAND ale int <= ' 0 '; 
NAND cle int <= ' 1 '; 
NAND_we_n_int <= ' 0 '; 
NAND io_int(31 downto 0) <= x " dOdOdOdO "; 
x wait <= ' 1 ' ; 
when ERASE CMD B 3 => 
NAND_we_n_int <= ' 1 '; 
when WAIT FOR ERASE START => 
NAND cle int <= ' 0 '; 
NAND_io_int(31 downto 0) <= (others=> ' Z ' ) ; 
when WAIT FOR ERASE END => 
erase block <= ' 0 '; 
x wait <= ' 0 '; 
when WRITE CMD 1 2 => 
NAND_cle int <= ' 1 '; 
NAND_we_n_int <= ' 0' ; 
NAND_io_int(31 downto 0) <= x " 80808080 "; 
executed once <= ' 0 '; 
x wait <= ' 1 '; 
when WRITE CMD 3 => 
NAND wen int <= ' 1 '; 
- --
when WRITE ADDR 1 2 => 
NAND cle int <= ' 0 '; 
NAND wen int <= ' 0 ' ; 
- --
NAND ale int <= ' 1 '; 
case addr_byte(l downto 0) is 
when " 00 " => 
NAND_io_int(31 downto 0) <= x " OOOOOOOO "; 
when " 01 " => 
NAND io int(31 down to 24) <= addr3(7 down to 
- -
NAND io int(23 down to 16) <= addr2(7 down to 
-
-
NAND io int(l5 down to 8) <= addrl(7 down to 
- -
NAND io int(7 down to 0) <= addr0(7 down to 
-
when others => 
NAND io int(31) <= ' 0 ' ; 
- -
NAND io int(30 down to 24) <= addr3(14 down to 
- -
NAND io int(23) <= ' 0 ' ; 
- -
NAND io int(22 down to 16) <= addr2(14 down to 
- -
NAND io int(l5) <= ' 0 ' ; 
- -
NAND io int(l4 down to 8) <= addrl(l4 down to 
- -
NAND io int(7) <= ' 0 ' ; 
- -
NAND io int(6 down to 0) <= addr0(14 down to 
- -
end case ; 










when WRITE ADDR 3 => 
NAND wen int <= ' 1 '; 
x wait<= ' 1 '; 
addr_cnt(9 downto 0) <= (others=> ' 0 ' ) ; 
addr_byte(1 downto 0) <= addr_byte(1 downto 0) + ' 1 '; 
buf_cnt(1 downto 0) <= " 00 "; 
if ( (addr_byte(1 downto 0) = " 10 " ) and 
(buffered_data = ' 0 ' )) then 
data_buffer_cnt(B downto 0) <= (others=> ' 0 ' ) ; 
end if ; 
when SET BRAM ADDR => 
NAND_ale_int <= ' 0 '; 
BRAM_addr_int(7 downto 0) <= addr_cnt(7 downto 0) ; 
x wait<= ' 0 '; 
when STORED DATA WRITE 1 2 => 
NAND_we_n_int <= ' 0 '; 
NAND_io_int(31 downto 0) <= BRAM_dout(31 downto 0) ; 
x wait<= ' 1 '; 
when STORED DATA WRITE 3 => 
NAND wen int <= ' 1 '; 
- --
if (addr_cnt(9 downto 0) = 255) then 
data buffer cnt(B downto 0) <= (others=> ' 0 ' ) ; 
end if ; 
addr_cnt(9 downto 0) <= addr cnt(9 downto 0) + ' 1 '; 
when WAIT FOR DATA => 
NAND ale int <= ' 0 '; 
x wait<= ' 0 '; 
parport_stat_int(1 downto 0) <= " 00 "; 
if (executed_once = ' 0 ' ) then 
last_parport_data(B downto 0) <= 
parport_data(B downto 0) ; 
executed once<= ' 1 '; 
end if ; 
when READ PP DATA => 
buf_cnt(1 downto 0) <= buf_cnt(1 downto 0) + ' 1 '; 
last_parport_data(B downto 0) <= parport_data(B downto 0) ; 
case buf_cnt(1 downto 0) is 
when " 00 " => 
data int(31 down to 24) <= parport data(7 down to 0) i 
- -
when " 01 " => 
data int(23 down to 16) <= parport data(7 down to 0) i 
-
when " 10 " => 
data int(15 down to 8) <= parport_ data(7 down to 0) i 
when others => 
data int(7 downto 0) <= parport_data(7 downto 0) ; 
end case ; 
executed once<= ' 0 '; 
when BRAM WRITE 1 2 => 
BRAM_addr_int(7 downto 0) <= data_buffer_cnt(7 downto 0) ; 
BRAM_din_int(31 downto 0) <=data int(31 downto 0) ; 
BRAM we int <= ' 1 '; 
x wait<= ' 1 '; 
when BRAM WRITE 3 => 
BRAM we int <= ' 0 '; 
data_buffer_cnt(B downto 0) <= 
data_buffer_cnt(B downto 0) + ' 1 '; 
when DATA WRITE 1 2 => 
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NAND_we_n_int <= ' 0 '; 
NAND_io_int(31 downto 0) <=data int(31 downto 0) ; 
x wait<= ' 1 '; 
when DATA WRITE 3 => 
NAND_we_n_int <= ' 1 '; 
addr_cnt(9 downto 0) <= addr_cnt(9 downto 0) + ' 1 '; 
when AP CMD 1 2 => 
NAND_c1e int <= ' 1 '; 
NAND_we_n_int <= ' 0 '; 
NAND_io_int(31 downto 0) <= x " 10101010 "; 
x wait<= ' 0 '; 
when AP CMD 3 => 
NAND_we_n_int <= ' 1 '; 
when AP CMD 4 => 
NAND_io_int(31 downto 0) <= (others=> ' Z ' ) ; 
when STAT CMD 1 2 => 
NAND_cle_int <= ' 1 '; 
NAND_we_n_int <= ' 0 '; 
NAND_io_int(31 downto 0) <= x " 70707070 "; 
x wait<= ' 1 '; 
when STAT CMD 3 4 => 
NAND wen int <= ' 1 '; 
if (x_wait = ' 0 ' ) then 
NAND_cle_int <= ' 0 '; 
NAND_io_int(31 downto 0) <= (others=> ' Z ' ) ; 
end if ; 
x wait<= ' 0 '; 
when READ STAT 1 2 => 
NAND_re_n_int <= ' 0 '; 
x wait<= ' 1 '; 







if (x wait = ' 0 ' ) then 
-
NAND re n int <= ' 1 ' ; 
-
stat int(3) <= NAND io(24) ; 
- -
stat int(2) <= NAND io(16) ; 
- -
stat int(1) <= NAND io ( 8) ; 
-
-
stat int(O) <= NAND io ( 0) ; 
-
end if ; 
X wait <= ' 0 ' ; 
-
SEND STAT 1 => 
parport stat int(1) <= ' 1 ' ; 
parport stat int(O) <= stat int(3) ; 
SEND STAT 2 => 
parport stat int(1) <= ' 0 ' ; 
-
parport stat int(O) <= stat int (2) ; 
SEND STAT 3 => 
parport_stat_ int(1) <= ' 1 ' ; 
parport stat int(O) <= stat int(1) ; 
SEND STAT 4 => 
parport_ stat int(1) <= ' 0 ' ; 
-
parport stat int(O) <= stat int(O) ; 
Read Data 
GET FLAG => 
page_cnt(4 downto 0) <= " 00000 "; 
flag read_int <= ' 1 '; 
flag_read_done <= ' 0 '; 
parport stat int(1 downto 0) <= " 11 "; 
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case chip_cnt(1 downto 0) is 
when " 00 " => 
b1ock_flag_addr_int(11 downto 0) <= 
chip0_blk_cnt(9 downto 0) & " 11 "; 
when " 01 " => 
block_flag_addr_int(11 downto 0) <= 
chip1_blk_cnt(9 downto 0) & " 10 "; 
when " 10 " => 
block_flag_addr_int(11 downto 0) <= 
chip2_blk_cnt(9 downto 0) & " 01 "; 
when others => 
block_flag_addr_int(11 downto 0) <= 
chip3_blk_cnt(9 downto 0) & " 00 "; 
end case ; 
executed once<= 1 0 1 ; 
when READ FLAG => 
flag_read_int <= 1 0 1 ; 
if (executed_once = 1 0 1 ) then 
if (flag_value = 1 0 1 ) then 
case chip cnt(1 downto 0) is 
when " 00 " => 
if (chip0_blk_cnt(9 downto 
" 1111111111 " ) then 
chipO_blk_cnt(9 downto 
chip0_blk_cnt(9 
end if ; 
when " 01 " => 
if (chip1 blk_cnt(9 downto 
" 1111111111 " ) then 
chip1_blk_cnt(9 downto 
chip1_blk_cnt(9 
end if ; 







if (chip2 blk_cnt(9 downto 0) /= 
" 1111111111 " ) then 
0) + I 1 I ; 
0) + I 1 I ; 
chip2_blk_cnt(9 downto 0) <= 
chip2_blk_cnt(9 downto 0) + 1 1 1 ; 
else 
end if ; 
when others => 
if (chip3_blk_cnt(9 downto 0) /= 
" 1111111111 " ) then 
chip3_blk_cnt(9 downto 0) <= 
chip3_blk_cnt(9 downto 0) + 1 1 1 ; 
end if ; 
end case ; 
if (chip_cnt(1 downto 0) = " 11 " ) then 
flag_read_done <= 1 1 1 ; 
else 
flag_read_done <= 1 0 1 ; 
end if ; 
chip_cnt(1 downto 0) <= chip_cnt(1 downto 0) + 1 1 1 ; 
end if ; 
executed once<= 1 1 1 ; 
end if ; 
when BEGIN PAGE => 
data_byte cnt(9 downto 0) <= (others=> 1 0 1 ) ; 
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addr_byte(1 downto 0) <= " 00 "; 
x_wait <= ' 0 '; 
when READ CMD 1 2 => 
NAND c1e int <= ' 1 '; 
NAND_ce_n_int <= ' 0 '; 
NAND wen int <= ' 0 '; 
- --
NAND_io_int(31 downto 0) <= x " OOOOOOOO "; 
x_wait <= ' 1 '; 
when READ CMD 3 => 
NAND wen int <= ' 1 '; 
- --
when READ ADDR 1 2 => 
NAND_cle int <= ' 0 '; 
NAND ale int <= ' 1 '; 
NAND wen int <= ' 0 '; 
case addr_byte(1 downto 0) is 
when " 00 " => 
NAND_io_int(31 downto 0) <= x " OOOOOOOO "; 
when " 01 " => 
NAND io int(31 down to 29) <= chip3 blk cnt(2 
- -
down to 
NAND io int(28 down to 24) <= page cnt(4 down to 0) ; 
- -
NAND io int(23 down to 21) <= chip2 blk cnt(2 down to 
- - - -
NAND io int(20 down to 16) <= page cnt(4 down to 0) ; 
- -
NAND io int(15 down to 13) <= chip1 blk cnt(2 down to 
- -
- -
NAND io int(12 down to 8) <= page cnt(4 down to 0) ; 
- -
-
NAND io int(7 down to 5) <= chipO blk cnt(2 down to 
- - -
NAND io int(4 down to 0) <= page cnt(4 down to 0) ; 
- -
when others => 
NAND io int(31) <= ' 0 ' ; 
- -
NAND io int(30 down to 24) <= chip3_b1k_cnt(9 down to 
- -
NAND io int(23) <= ' 0 ' ; 
- -
NAND io int(22 down to 16) <= chip2 blk cnt(9 down to 
- - -
NAND io int(15) <= ' 0 ' ; 
- -
NAND io int(14 down to 8) <= chip1 b1k cnt(9 down to 
- - -
NAND io int(7) <= ' 0 ' ; 
- -
NAND io int(6 down to 0) <= chip0_b1k_cnt(9 down to 
-
-
end case ; 
X wait <= ' 0 ' ; 
-
when READ ADDR 3 => 
NAND wen int <= ' 1 '; 
- --
addr_byte(1 downto 0) <= addr_byte(1 downto 0) + ' 1 '; 
x wait<= ' 1 '; 
when WAIT FOR BUSY => 
NAND ale int <= ' 0 '; 
NAND_io_int(31 downto 0) <= (others=> ' Z ' ) ; 
when WAIT FOR READY => 
first read<= ' 1 '; 
when READ 1 => 









SDRAM_data_int(31 downto 0) <= data_int(31 downto 0) ; 
SDRAM_addr_int(23 downto 0) <= RAM_addr_cnt(23 downto 0) ; 
when READ 2 => 
NAND re n int <= ' 0 '; 
- --
when READ 3 => 
NAND re n int <= ' 0 '; 
- --
when READ 4 => 
NAND re n int <= ' 1 '; 
- --
data int(31 downto 0) <= NAND_io(31 downto 0) ; 
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data_byte_cnt(9 downto 0) <= data_byte cnt(9 downto 0) + 1 1 1 ; 
if (first read= 1 1 1 ) then 
else 
first read<= 1 0 1 ; 
RAM_addr_cnt(23 downto 0) <= 
RAM_addr_cnt(23 downto 0) + 1 1 1 ; 
end if ; 
case data byte_cnt(9 downto 0) is 
when " 1000001111 " => -- 527 
NAND ce n int <= 1 1 1 ; 
- --
when " 1000010000 " => - - 528 
SDRAM write int <= 1 0 1 ; 
when others => 
null ; 
end case ; 
when NEXT PAGE => 
page_cnt(4 downto 0) <= page_cnt(4 downto 0) + 1 1 1 ; 
SDRAM data int(31 downto 0) <= (others=> 1 Z 1 ) ; 
when NEXT BLOCK => 
block_cnt(9 downto 0) <=block cnt(9 downto 0) + 1 1 1 ; 
chip_cnt(1 downto 0) <= " 00 " ; 
chip0_blk_cnt(9 downto 0) <= chip0_blk_cnt(9 
chip1_blk_cnt(9 downto 0) <= chip1_blk_cnt(9 
chip2_blk_cnt(9 downto 0) <= chip2_blk_cnt(9 
chip3_blk_cnt(9 downto 0) <= chip3_blk_cnt(9 
when CHANGE PROG => 
parport_stat int(1 downto 0) <= " 11 "; 
when others => 
NAND ale int <= 1 0 1 ; 
NAND ce n int <= 1 1 1 ; 
- --
NAND cle int <= 1 0 1 ; 
NAND re n int <= 1 1 1 ; 
NAND wen int <= 1 1 1 ; 
- --
NAND_wp_n_int <= 1 0 1 ; 
SDRAM write int <= 1 0 1 ; 
flag_read_int <= 1 0 1 ; 





parport stat int(1 downto 0) <= " 11 "; 
NAND_io_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
SDRAM_data_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
BRAM we int <= 1 0 1 ; 
downloading_data int <= 1 0 1 ; 
end case ; 
end if ; 





+ I 1 I i 
+ I 1 I i 
+ I 1 I i 
+ I 1 I i 
Next State_Controller_Proc : process(CURRENT STATE , count , x_wait , 
parport_ctrl , move_data_to_SDRAM , parport_data , flag_ready , 
flag_cnt , executed_once , addr_byte , buffered_data , addr_cnt , 
data_buffer_cnt , NAND_ready , buf cnt , flag_value , SDRAM_done , 
data_byte cnt , page cnt , block_cnt , flag read_done , erase_block) 
begin 
case CURRENT STATE is 
when INIT DELAY => 
if (count(15 downto 0) = 16383) then 
NEXT STATE <= RESET 1 2 ; 
else 
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NEXT STATE <= INIT DELAY ; 
end if ; 
when RESET 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= RESET 1 2 ; 
else 
NEXT STATE <= RESET DELAY ; 
end if ; 
when RESET DELAY => 
if (count(15 d ownto 0) = x " ffff " ) then 
NEXT STATE <= CTRL 11 ; 
else 
NEXT STATE <= RESET DELAY ; 
end if ; 
when CTRL 11 => 
if (parport ctrl(1 downto 0) = " 11 " ) then 
NEXT STATE <= WAIT FOR_CMD ; 
else 
NEXT STATE <= CTRL 11 ; 
end if ; 
when WAIT FOR CMD => 
if (rnove_data_to_SDRAM = ' 1 ' ) then 
NEXT STATE <= GET FLAG ; 
else 
case parpo rt ctrl(1 downto 0) is 
when " 00 " => -- Read Block Flags 
NEXT STATE <= READ FLAG 1 ; 
- -
when " 01 " => -- Page Program 
if (parport_data(8) = ' 0 ' ) then 
NEXT STATE <= READ ADDR 1 ; 
- -
else 
NEXT STATE <= WAIT_FOR_CMD ; 
end if ; 
when " 10 " => -- Mark Block as Bad 
NEXT STATE <= READ FLAG NUM 1 ; 
- - -
when others => 
NEXT STATE <= WAIT FOR CMD ; 
end case ; 
end if ; 
-------- Read Flags 
when READ FLAG 1 => 
if (flag_ ready 
NEXT STATE 
else 
' 1 ' ) then 
<= READ FLAG 2 ; 
NEXT STATE <= READ FLAG 1 ; 
- -
end if ; 
when READ FLAG 2 => 
- -
NEXT STATE <= SEND FLAG ; 
when SEND FLAG => 
if (parport ctrl(1 downto 0) = " 01 " ) then 
NEXT STATE <= WAIT FOR ACK ; 
else 
NEXT STATE <= SEND FLAG ; 
end if ; 
when WAIT FOR ACK => 
if (parport ctrl(1 downto 0) 
NEXT STATE <= INC COUNT; 
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" 11 " ) then 
else 
NEXT STATE <= WAIT FOR_ACK; 
end if ; 
when INC COUNT => 
i f (flag_cnt(ll downto 0) = 4095) then 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= READ_FLAG_l ; 
end if ; 
-------- Mark Block as Bad 
when READ FLAG NUM 1 => 
i f ((executed_once = ' 1 ' ) and(parport_data(B downto 0) /= 
last_parport data(B downto 0))) then 
NEXT STATE <= READ FLAG NUM 2 ; 
- - -
else 
NEXT STATE <= READ FLAG NUM 1 ; 
end if ; 
when READ FLAG NUM 2 => 
- -
NEXT STATE <= SET FLAG ; 
when SET FLAG => 
if (flag_ready = ' 1 ' ) then 
NEXT STATE <= SEND ACK ; 
else 
NEXT STATE <= SET FLAG ; 
end if ; 
when SEND ACK => 
if (parport ctr1(1 downto 0) = " 11 '' ) then 
NEXT STATE <= WAIT FOR_CMD ; 
else 
NEXT STATE <= SEND ACK ; 
end if ; 
-------- Program Page 
when READ ADDR 1 => 
if ((executed_once = ' 1 ' ) and (parport data(B downto 0) /= 
last_parport_data(B downto 0))) then 
NEXT STATE <= READ ADDR 2 ; 
- -
else 
NEXT STATE <= READ ADDR 1 ; 
- -
end if ; 
when READ ADDR 2 => 
if (executed_once = ' 0 ' ) then 
if (buf_cnt(1 downto 0) = " 11 " ) then 
if (erase block= ' 1 ' ) then 
else 
NEXT STATE <= ERASE CMD A 1 2 ; 
else 
NEXT STATE <= WRITE CMD_1_2 ; 
end if ; 
NEXT STATE <= READ ADDR 2 ; 
- -
end if ; 
else 
if (parport_data(B downto 0) /= 
last_parport_data(B downto 0)) then 
NEXT STATE <= READ ADDR 1 ; 
- -
else 
NEXT STATE <= READ ADDR 2 ; 
- -
end if ; 
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end if ; 
when ERASE CMD A 1 2 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= ERASE CMD A 3 ; 
- --
else 
NEXT STATE <= ERASE_CMD_A_1_2 ; 
end if ; 
when ERASE CMD A 3 => 
- --
NEXT STATE <= ERASE_ADDR_1_2 ; 
when ERASE ADDR 1 2 => 
if (x_ wait = ' 0 ' ) then 
NEXT STATE <= ERASE ADDR 3 ; 
- -
else 
NEXT STATE <= ERASE_ADDR_1_2 ; 
end if ; 
when ERASE ADDR 3 => 
if (addr_byte(1 downto 0) = " 01 " ) then 
NEXT STATE <= ERASE CMD B 1 2 ; 
- ---
else 
NEXT STATE <= ERASE_ADDR_1_2 ; 
end if ; 
when ERASE CMD B 1 2 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= ERASE CMD B 3 ; 
- --
else 
NEXT STATE <= ERASE CMD B 1 2 ; 
- ---
end if ; 
when ERASE CMD B 3 => 
NEXT STATE <= WAIT FOR ERASE START ; 
- -
when WAIT FOR ERASE START => 
if (NAND_ready = ' 0 ' ) then 
NEXT STATE <= WAIT FOR ERASE END ; 
else 
NEXT STATE <= WAIT FOR ERASE START ; 
end if ; 
when WAIT FOR ERASE END => 
if (NAND_ready = ' 1 ' ) then 
NEXT STATE <= STAT CMD 1 2 ; 
else 
NEXT STATE <= WAIT FOR ERASE END ; 
end if ; 
when WRITE CMD 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= WRITE CMD 1 2 ; 
- --
else 
NEXT STATE <= WRITE CMD 3 ; 
end if ; 
when WRITE CMD 3 => 
NEXT STATE <= WRITE ADDR 1 2 ; 
- --
when WRITE ADDR 1 2 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= WRITE_ADDR_1_2 ; 
else 
NEXT STATE <= WRITE ADDR 3 ; 
- -
end if ; 
when WRITE ADDR 3 => 
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if (addr_byte(l downto 0) = " 10 " ) then 
if (buffered_data = ' 0 ' ) then 
NEXT STATE <= WAIT FOR DATA ; 
else 
NEXT STATE <= SET BRAM ADDR ; 
end if ; 
else 
NEXT STATE <= WRITE ADDR 1 2 ; 
- --
end if ; 
when SET BRAM ADDR => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= SET BRAM ADDR ; 
else 
NEXT STATE <= STORED DATA WRITE 1 2 ; 
end if ; 
when STORED DATA WRITE 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= STORED DATA WRITE 1 2 ; 
- --
else 
NEXT STATE <= STORED DATA WRITE 3 ; 
- -
end if ; 
when STORED DATA WRITE 3 => 
if (addr_cnt(9 downto 0) = 255) then 
NEXT STATE <= WAIT FOR DATA ; 
else 
NEXT STATE <= SET BRAM ADDR ; 
end if ; 
when WAIT FOR DATA => 
if ((data_ buffer_cnt(B downto 0) 256) and 
(NAND_ready = ' 1 ' )) then 
NEXT STATE <= STAT CMD 1 2 ; 
- - --
elsif (parport_data(B downto 0) /= 
last_parport_data(B downto 0)) then 
NEXT STATE <= READ PP DATA ; 
else 
NEXT STATE <= WAIT FOR DATA ; 
end if ; 
when READ PP DATA => 
case buf_cnt(l downto 0) is 
when " 00 " I " 01 " I " 10 " => 
NEXT STATE <= WAIT FOR DATA ; 
when others => 
if (addr_cnt(9 downto 0) < 528) then 
NEXT STATE <= DATA WRITE 1 2 ; 
- --
else 
NEXT STATE <= BRAM WRITE 1 2 ; 
end if ; 
end case ; 
when BRAM WRITE 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= BRAM_WRITE_l_2 ; 
else 
NEXT STATE <= BRAM WRITE 3 ; 
end if ; 
when BRAM WRITE 3 => 
NEXT STATE <= WAIT FOR_DATA ; 
when DATA WRITE 1 2 => 
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if (x_wait = ' 0 ' ) then 
NEXT STATE <= DATA_WRITE 1 2; 
else 
NEXT STATE <= DATA_WRITE 3 ; 
end if ; 
when DATA WRITE 3 => 
if (addr_cnt(9 downto 0) = 527) then 
NEXT STATE <= AP CMD 1 2 ; 
- --
else 
NEXT STATE <= WAIT FOR_DATA ; 
end if ; 
when AP CMD 1 2 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= AP CMD 1 2 ; 
else 
NEXT STATE <= AP CMD 3 ; 
end if ; 
when AP CMD 3 => 
NEXT STATE <= AP CMD 4 ; 
when AP CMD 4 => 
if (NAND_ready = ' 0 ' ) then 
NEXT STATE <= WAIT FOR DATA ; 
else 
NEXT STATE <= AP CMD 4 ; 
end if ; 
when STAT CMD 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= STAT CMD 1 2 ; 
- --
else 
NEXT STATE <= STAT CMD 3 4 ; 
- --
end if ; 
when STAT CMD 3 4 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= STAT CMD 3 4 ; 
- --
else 
NEXT STATE <= READ STAT 1 2 ; 
end if ; 
when READ STAT 1 2 => 
if (x_wait = ' 0 ' ) then 
NEXT STATE <= READ STAT 1 2; 
else 
NEXT STATE <= READ STAT 3 4 ; 
end if ; 
when READ STAT 3 4 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= READ STAT 3 4 ; 
else 
NEXT STATE <= SEND STAT 1 ; 
end if ; 
when SEND STAT 1 => 
if (parport ctrl(1 downto 0) = " 10 " ) then 
NEXT STATE <= SEND STAT 2; 
else 
NEXT STATE <= SEND STAT 1 ; 
end if ; 
when SEND STAT 2 => 
if (parport ctrl(1 downto 0) 
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" 11 " ) then 
NEXT STATE <= SEND STAT 3 ; 
else 
NEXT STATE <= SEND STAT 2 ; 
end if ; 
when SEND STAT 3 => 
if (parport_ctrl(1 downto 0) = " 10 " ) then 
NEXT STATE <= SEND STAT 4 ; 
else 
NEXT STATE <= SEND STAT 3 ; 
end if ; 
when SEND STAT 4 => 
if (parport ctrl(1 downto 0) = " 11 " ) then 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= SEND STAT 4 ; 
end if ; 
-------- Read Data 
when GET FLAG => 
if (flag_ready = ' 1 ' ) then 
NEXT STATE <= READ FLAG ; 
else 
NEXT STATE <= GET FLAG ; 
end if ; 
when READ FLAG => 
if (flag_read_done = ' 1 ' ) then 
NEXT STATE <= BEGIN PAGE ; 
else 
if (flag_ready = ' 0 ' ) then 
NEXT STATE <= GET FLAG ; 
else 
NEXT STATE <= READ FLAG ; 
end if ; 
end if ; 
when BEGIN PAGE => 
if (NAND_ready = ' 1 ' ) then 
NEXT STATE <= READ CMD 1 2 ; 
else 
NEXT STATE <= BEGIN PAGE ; 
end if ; 
when READ CMD 1 2 => 
if (x_ wait = ' 0 ' ) then 
NEXT STATE <= READ CMD 1 2 ; 
else 
NEXT STATE <= READ CMD 3 ; 
end if ; 
when READ CMD 3 => 
NEXT STATE <= READ ADDR 1 2 ; 
when READ ADDR 1 2 => 
if (x_wait = ' 1 ' ) then 
NEXT STATE <= READ ADDR 1 2 ; 
- --
else 
NEXT STATE <= READ_ADDR_3 ; 
end if ; 
when READ ADDR 3 => 
- -
if (addr_byte(1 d ownto 0) = " 10 " ) then 
NEXT STATE <= WAIT FOR BUSY ; 
else 
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NEXT STATE <= READ_ADDR_l_2 ; 
end if ; 
when WAIT FOR BUSY => 
if (NAND_ready = ' 0 ' ) then 
NEXT STATE <= WAIT FOR READY ; 
else 
NEXT STATE <= WAIT FOR BUSY ; 
end if ; 
when WAIT FOR READY => 
if (NAND_ready = ' 1 ' ) then 
NEXT STATE <= READ 1 ; 
else 
NEXT STATE <= WAIT FOR_READY ; 
end if ; 
when READ 1 => 
NEXT STATE <= READ_2 ; 
when READ 2 => 
NEXT STATE <= READ_3 ; 
when READ 3 => 
if (SDRAM_done = ' 1 ' ) then 
NEXT STATE <= READ 4 ; 
else 
NEXT STATE <= READ 3 ; 
end if ; 
when READ 4 => 
case data_byte cnt(9 downto 0) is 
when " 1000010000 " => -- 528 
NEXT STATE <= NEXT PAGE ; 
when others => 
NEXT STATE <= READ 1 ; 
end case ; 
when NEXT PAGE => 
if (page_cnt(4 downto 0) = 31) then 
NEXT STATE <= NEXT BLOCK ; 
else 
NEXT STATE <= BEGIN PAGE ; 
end if ; 
when NEXT BLOCK => 
if (block_cnt(9 downto 0) = 991) then 
NEXT STATE <= CHANGE PROG ; 
else 
NEXT STATE <= GET FLAG ; 
end if ; 
when CHANGE PROG => 
NEXT STATE <= CHANGE PROG ; 
when others => 
NEXT STATE <= INIT DELAY ; 
end case ; 
end process Next State_Controller_Proc ; 
-- Assign outputs 
NAND ale <= NAND ale int ; 
NAND ce n <= NAND ce n int ; 
- - - --
NAND cle <= NAND cle int ; 
NAND re n <= NAND re n int ; 
- --
NAND we n <= NAND we n int ; 
- --
NAND_wp_n <= NAND_wp_n_int ; 
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SDRAM_addr(23 downto 0) <= SDRAM_addr_int(23 downto 0) ; 
SDRAM write <= SDRAM write int ; 
- - -
block_flag_addr(11 downto 0) <=block flag_addr_int(11 downto 0) ; 
flag_read <= flag_read_int ; 
fl ag_set <= flag_set int ; 
parport_stat(1 downto 0) <= parport stat int(1 downto 0) ; 
BRAM we <= BRAM we int ; 
- - -
BRAM_addr(7 downto 0) <= BRAM_addr_int(7 downto 0) ; 
BRAM_din(31 downto 0) <= BRAM_din_int(31 downto 0) ; 
downloading_data <= downloading_data_int ; 
NAND_io(31 downto 0) <= NAND_ io_int(31 downto 0) ; 
SDRAM_data(31 downto 0) <= SDRAM_data int(31 downto 0) ; 
-- Other outputs 
NAND_Flash_Cont_ready <= ' 0 ' when ((CURRENT_STATE = INIT_DELAY) or 
(CURRENT_STATE = RESET_1_2) or (CURRENT STATE = RESET DELAY) or 
(CURRENT_STATE = CTRL_11)) else ' 1 ' ; 
transferring_data <= ' 1 ' when ((CURRENT STATE = GET FLAG) or 
(CURRENT_STATE = READ_FLAG) or (CURRENT_STATE = BEGIN PAGE) or 
(CURRENT_STATE = READ_CMD_1_2) or (CURRENT_STATE = READ_CMD_3) 
or (CURRENT_STATE = READ_ADDR_1_2) or(CURRENT_STATE = 
READ_ADDR_3) or (CURRENT_STATE = WAIT_FOR_BUSY) or 
(CURRENT_STATE WAIT_FOR_READY) or (CURRENT STATE = READ_1) or 
(CURRENT_STATE READ_2) or (CURRENT_STATE READ_3) or 
(CURRENT_STATE READ_4) or (CURRENT STATE NEXT PAGE) or 
(CURRENT_STATE NEXT BLOCK)) else ' 0 '; 
END NAND Flash Controller Arch ; 
D.lO Reset Counter 
Author : Ryan Mokos 
Date 3/2003 
Hierarchy : 
FPGA 1 >> Reset Counter 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE i eee . std_1ogic_unsigned . all ; 







END Reset Counter ; 
std logic ; 
std_logic 
ARCHITECTURE Reset Counter Arch OF Reset Counter IS 
signal count : std_logic_vector(3 downto 0) ; 
BEGIN 
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Reset_Counter_Proc : process(sys_clk) 
begin 
if (sys clk ' event and sys_clk = ' 1 ' ) then 
if (count(3 downto 0) = " 1111 " ) then 
reset<= ' 0 '; 
else 
count(3 downto 0) <= count(3 downto 0) + ' 1 '; 
reset<= ' 1 '; 
end if ; 
end if ; 
end process Reset_Counter Proc ; 
END Reset Counter_Arch ; 
D.ll SDRAM Controller 
Author : Ryan Makos 
Date 2/2003 
Hierarchy : 
FPGA 1 >> SDRAM Controller 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_1ogic_unsigned . all ; 








SDRAM Cant ready 
SDRAM ba 
SDRAM cas n 
SDRAM done 
SDRAM out addr 
SDRAM ras n 
SDRAM we n 
SDRAM data 
SDRAM out data 


















std logic ; 
std_logic ; 
std_logic ; 
std logic vector 
- -
std_logic ; 
std logic ; 
-
std logic vector 
-
-
std logic ; 
-
std logic ; 
-
std logic vector 
- -
std_logic_vector 
(23 DOWNTO 0) ; 
(1 DOWNTO 0) ; 
( 12 DOWNTO 0) ; 
( 31 DOWN TO 0) ; 
( 31 DOWNTO 0) 
ARCHITECTURE SDRAM Controller Arch OF SDRAM Controller IS 
-- State type for state machine 








if (CURRENT_STATE = AUTO_REFRESH) then 
if (refreshes_needed(3 downto 0) /= " 0000 " ) then 
refreshes_needed(3 downto 0) <= 
refreshes_needed(3 downto 0) - 1 1 1 ; 
end if ; 
end if ; 
refresh cnt(8 downto 0) <= refresh_cnt(8 downto 0) + 1 1 1 ; 
end if ; 
end if ; 
end process SDRAM Refresh Proc ; 
Clocked_Proc : process(sys elk , reset) 
begin 
if (reset= 1 1 1 ) then 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
- --
SDRAM done int <= 1 0 1 ; 
- -
SDRAM_Cont_ready_int <= 1 0 1 ; 
SDRAM_ba_int(1 downto 0) <= " 00 "; 
SDRAM_out_addr_int(12 downto 0) <= (others=> 1 0 1 ) ; 
SDRAM_data_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
SDRAM_out_data_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
ba_addr_int(1 downto 0) <= (others=> 1 0 1 ) ; 
col_addr_int(8 downto 0) <= (others=> 1 0 1 ) ; 
count(13 downto 0) <= (others=> 1 0 1 ) ; 
small count(1 downto 0) <= (others => I 0 I ) ; 
read_just_done <= I 0 I ; 
<= I 0 I ; aref num 
CURRENT STATE 
elsif (sys_clk 1 event 
CURRENT STATE <= 
<= INIT DELAY ; 
and sys elk= 1 1 1 ) then 
NEXT STATE ; 
case CURRENT STATE is 
when INIT DELAY => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
SDRAM_Cont_ready_int <= 1 0 1 ; 
count(13 downto 0) <= count(13 downto 0) + 1 1 1 ; 
when PRECHARGE ALL => 
SDRAM ras n int <= I 0 I ; 
SDRAM cas n int <= I 1 I; 
SDRAM we n int <= I 0 I; 
SDRAM done int <= I 0 I ; 
aref num <= 1 0 1 ; 
when INIT AUTO REFRESH => 
SDRAM ras n int <= 1 0 1 ; 
- --
SDRAM cas n int <= 1 0 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
- -
small_count(1 downto 0) <= " 00 "; 
when INIT NOP 1 => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
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SDRAM done int <= 1 0 1 ; 
if (small count(l downto 0) = 2) then 
if (aref_num = 1 0 1 ) then 
aref num <= 1 1 1 ; 
end if ; 
else 
smal l count(1 downto 0) <=small count(1 downto 0) + 1 1 1 ; 
end if ; 
when LOAD MODE REG => 
SDRAM ras n int <= I 0 I ; 
SDRAM cas n int <= I O I ; 
SDRAM we n int 
SDRAM_ done_int <= 1 0 1 ; 
<= I 0 I ; 
SDRAM out addr int(12 downto 0) <= " 0000000 1 00000 "; 
when INIT NOP 2 => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM_done_int <= 1 0 1 ; 
when AUTO REFRESH => 
if (refreshes_needed(3 downto 0) > 0) then 
SDRAM ras n int <= 1 0 1 ; 
SDRAM cas n int <= 1 0 1 ; 
else 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
end if ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM_done_int . <= 1 0 1 ; 
SDRAM_ Cont_ready_int <= 1 1 1 ; 
small_count(1 downto 0) <= " 00 "; 
when AR NOP => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM_we_n_int <= 1 1 1 ; 
SDRAM_out data_int(31 d ownto 0) <= (others=> 1 Z 1 ) ; 
if (read_ just_done = 1 1 1 ) then 
else 
SDRAM_data_int(31 downto 0) <= 
SDRAM_out_data(31 downto 0) ; 
read_just_done <= 1 0 1 ; 
SDRAM data int(31 downto 0) <= (others=> 1 Z 1 ) ; 
end if ; 
if (small count(1 downto 0) = 2) then 
if (SDRAM_read = 1 1 1 ) then 
SDRAM done int <= 1 1 1 ; 
else 
SDRAM done int <= 1 0 1 ; 
end if ; 
e l se 
small count(1 downto 0) <= small_count(1 downto 0) + 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
end if ; 
when ACTIVE READ => 
SDRAM ras n int <= 1 0 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
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SDRAM done int <= 10 1; 
- -
SDRAM_ba_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
ba_ addr_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
SDRAM_out_addr_int(l2 downto 0) <= SDRAM_ addr(21 downto 9) ; 
col addr_int(8 downto 0) <= SDRAM_addr(8 downto 0) ; 
read_just_done <= 11 1; 
when READ => 
SDRAM ras n int <= 11 1; 
SDRAM cas n int <= 10 1; 
SDRAM wen int <= 11 1; 
SDRAM done int <= 10 1; 
- -
SDRAM_ba_int(l downto 0) <= ba addr int(l downto 0) ; 
SDRAM out addr int(8 downto 0) <=col addr_int(8 downto 0) ; 
SDRAM_out_addr_int(lO) <= 11 1; -- Enable Auto - Precharge 
SDRAM_data_int(31 downto 0) <= SDRAM_ou t _ data(31 downto 0) ; 
SDRAM_out_data int(31 downto 0) <= (others=> 1Z 1) ; 
when READ NOP => 
when 
SDRAM ras n int <= 11 1; 
SDRAM cas n int <= 11 1; 
SDRAM wen int <= 11 1; 
- --
SDRAM_data_int(31 downto 0) <= (others=> 1Z1) ; 
if (SDRAM_read = 11 1) then 
SDRAM done int <= I 1 1 ; 
else 
SDRAM done int <= I 0 I ; 
end if ; 
ACTIVE WRITE => 
SDRAM ras n int <= I O I ; 
SDRAM cas n int <= I 1 1 ; 
SDRAM wen int <= 11 1; 
- --
SDRAM done int <= 11 1; 
- -
SDRAM_ba_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
ba_addr_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
SDRAM_out_addr_int(l2 downto 0) <= SDRAM_addr(21 downto 9) ; 
col_addr_int(8 downto 0) <= SDRAM_addr(8 downto 0) ; 
SDRAM_out_data int(31 downto 0) <= SDRAM_data(31 downto 0) ; 
read_just_done <= 10 1; 
when WRITE => 
SDRAM ras n int <= 11 1; 
SDRAM cas n int <= 10 1; 
SDRAM wen int <= 10 1; 
SDRAM done int <= 10 1; 
- -
SDRAM_ba int(l downto 0) <= ba addr int(l downto 0) ; 
SDRAM_out_addr int(8 downto 0) <= col_addr int(8 downto 0) ; 
SDRAM_out_addr_int(lO) <= 11 1; - - Enable Auto- Precharge 
SDRAM_data_int(31 downto 0) <= (others=> 1Z1) ; 
when WRITE NOP 1 => 
SDRAM ras n int 
SDRAM cas n int 
SDRAM we n int 
SDRAM done int 
- -
when WRITE NOP 2 => 
SDRAM ras n int 
SDRAM cas n int 
- --
SDRAM we n int 
<= I 1 1 ; 
<= I 1 1 ; 
<= I 1 1 ; 
<= I O I ; 
<= I 1 1 ; 
<= I 1 1 ; 
<= I 1 1 ; 
SDRAM done int <= 10 1; 
- -
SDRAM out data int(3 1 downto 0) <= (others=> 1Z1) ; 
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when others => 
null ; 
end case ; 
end if i 
end process Clocked Proc ; 
NextState Proc process(CURRENT STATE , count , small count , aref_num, 
SDRAM_read , SDRAM_write) 
begin 
case CURRENT STATE is 
when INIT DELAY => 
if (count(l3 downto 0) = 10000) then 
NEXT STATE <= PRECHARGE ALL ; 
else 
NEXT STATE <= INIT DELAY ; 
end if ; 
when PRECHARGE ALL => 
NEXT STATE <= INIT_AUTO_REFRESH ; 
when INIT AUTO REFRESH => 
- -
NEXT_STATE <= INIT_NOP 1 ; 
when INIT NOP 1 => 
if (small_count(l downto 0) = 2) then 
if (aref_num = ' 1 ' ) then 
NEXT STATE <= LOAD MODE REG ; 
- -
else 
NEXT STATE <= INIT AUTO REFRESH ; 
- -
end if ; 
else 
NEXT STATE <= INIT NOP 1 ; 
end if ; 
when LOAD MODE REG => 
- -
NEXT STATE <= INIT NOP 2 ; 
when INIT NOP 2 => 
NEXT STATE <= AUTO REFRESH ; 
when AUTO REFRESH => 
NEXT STATE <= AR NOP ; 
when AR NOP => 
if (small_count(l downto 0) = 2) then 
if (SDRAM_read = ' 1 ' ) then 
NEXT STATE <= ACTIVE READ ; 
elsif (SDRAM_write = ' 1 ' ) then 
NEXT STATE <= ACTIVE WRITE ; 
else 
NEXT STATE <= AUTO REFRESH ; 
end if ; 
else 
NEXT STATE <= AR NOP ; 
end if ; 
when ACTIVE READ => 
NEXT STATE <= READ ; 
when READ => 
NEXT STATE <= READ NOP; 
when READ NOP => 
if (SDRAM_read = ' 1 ' ) then 
NEXT STATE <= ACTIVE READ ; 
else 
NEXT STATE <= AUTO REFRESH ; 
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end if ; 
when ACTIVE WRITE => 
NEXT STATE <= WRITE ; 
when WRITE => 
NEXT STATE <= WRITE NOP 1 ; 
when WRITE NOP 1 => 
NEXT STATE <= WRITE NOP 2 ; 
- - -
when WRITE NOP 2 => 
if (SDRAM_write = ' 1 ' ) then 
NEXT STATE <= ACTIVE WRITE ; 
else 
NEXT STATE <= AUTO_REFRESH ; 
end if ; 
when others => 
NEXT STATE <= INIT DELAY ; 
end case ; 
end process NextState Proc ; 
-- Assign outputs 
SDRAM ras n <= SDRAM ras n int ; 
SDRAM cas n <= SDRAM cas n int ; 
- --
SDRAM we n <= SDRAM we n int ; 
- --
SDRAM done <= SDRAM done int ; 
SDRAM_Cont ready <= SDRAM Cont ready_int ; 
SDRAM_ba(l downto 0) <= SDRAM_ba_int(l downto 0) ; 
SDRAM_out_addr(l2 downto 0) <= SDRAM_out_addr int(l2 downto 0); 
SDRAM_data(31 downto 0) <= SDRAM_data_int(31 downto 0) ; 
SDRAM_out_data(31 downto 0) <= SDRAM_out_data int(31 downto 0) ; 




STATE DIAGRAMS OF FPGA 1 VHDL COMPONENTS 
Figures E.1-E. 7 show state diagram representations of seven ofthe VHDL components of 





Figure E.l: State Diagram Representation of the NAND _Flash_ Controller Block Logic in FPGA _ 1 
Figure E.2: State Diagram Representation ofthe Flash_Controller Block Logic in FPGA_l 
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8~~ c=ou=n=t ==1=000==0:::__j 
(small_ count= 2) and 
(SDRAM_read = '0') and 
(SDRAM_write = '1') (small_ count= 2) and 
(SDRAM_read = '1') 
Figure E.3: State Diagram Representation ofthe SDRAM_Controller Block Logic in FPGA_l 
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Figure E.4: State Diagram Representation ofthe Ctrl_Debouncer Block Logic in FPGA_ l 
Figure E.5: State Diagram Representation of the Data_Debouncer Block Logic in FPGA_ l 
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(transferring_ data; '0') and (downloading_ data; '0') and 
(NAND_Fiash_Cont_ready; '1') and (SDRAM_Cont_ready; '1') and 
(parport_ctrl; "11") 
cnt; "11111111111111111111111" 
transferring_ data ; '0' 
Figure E.6: State Diagram Representation of the Control_ Logic Block Logic in FPGA_l 
Figure E.7: State Diagram Representation ofthe Digit_MUX Block Logic in FPGA_l 
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APPENDIXF 
FPGA 2 HDL DESIGNER SCHEMATICS 
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Figure F.6: HDL Designer Schematic of the Note_ Volume Block in the Sample_Processor Block 
APPENDIXG 
FPGA 2 VHDL CODE 
The VHDL representation of the HDL Designer schematics in Appendix F, as well as all 
blocks shown in the schematics, is given in this appendix. Section titles correspond with the 
block names from the schematics. This VHDL code was synthesized using Leonardo Spectrum. 
Note that the option to preserve the hierarchy during synthesis was not utilized, while the option 
to drive the FPGA "done" pin during FPGA bitfile generation was employed. 
G.l Accumulator 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor >> Accumulator 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 

























signed (19 DOWNTO 0) ; 
std_logic ; 




signed (15 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
std_logic 
ARCHITECTURE Accumulator Arch OF Accumulator IS 
-- Registered outputs 
signal samples_ready_out int 
signal left int 
signal right int 
signal Process_Samples done int 
-- Internal signals 
std_logic ; 
signed(24 downto 0) ; 
signed(24 downto 0) ; 
std_logic ; 
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signal note cnt 
signal timer 
std_logic_vector(5 downto 0) ; 
std_logic_vector(2 downto 0) ; 
signal ACC STATE std_logic_vector(2 downto 0) ; 
BEGIN 
Accumulator Proc : process(sys elk , reset) 
begin 
if (reset = 1 1 1 ) then 
- - Registered outputs 
samples ready_out_int 
left_ int(24 downto 0) 
right_int(24 downto 0) 
Process_Samples_done int 





I 0 I ; 
(others => I 0 I ) ; 
(others => I 0 I ) ; 
I 0 I ; 
note_cnt(5 downto 0) <= (others=> 1 0 1 ) ; 
timer(2 downto 0) <= (others=> 1 0 1 ) ; 
ACC_ STATE <= " 000 "; 0 : WAIT FOR CMD 
elsif (sys_clk 1 event and sys elk= 1 1 1 ) then 
case ACC STATE is 
when " 000 " => -- 0 : WAIT FOR CMD 
note_cnt(5 downto 0) <= " 000000 "; 
left_int(24 downto 0) <= (others=> 1 0 1 ) ; 
right_int(24 downto 0) <= (others=> 1 0 1 ) ; 
Process_Samples_done_int <= 1 0 1 ; 
samples ready_out int <= 1 0 1 ; 
if (Process_Samples = 1 1 1 ) then 
ACC STATE <= " 001 "; 1 : WAIT FOR SAMPLES 
else 
ACC STATE <= " 000 "; 
end if ; 
0 : WAIT FOR CMD 
when " 001 " => 1 : WAIT FOR SAMPLES 
left_int(24 downto 0) <= (others=> 1 0 1 ) ; 
right int(24 downto 0) <= (others=> 1 0 1 ) ; 
if (samples_ready_in = 1 1 1 ) then 
ACC STATE <= " 010 "; 2 : ADD SAMPLE 
else 
ACC STATE <= " 001 "; 
end if ; 
when " 01 0 " => 2 : ADD SAMPLE 
1 : WAIT FOR SAMPLES 
left int(24 downto 0) <=left int(24 downto 0)+ 
left_in(l9 downto 0) ; 
right int(24 downto 0) <=right int(24 downto 0) + 
right in(l9 downto 0) ; 
timer(2 downto 0) <= " 000 "; 
ACC STATE <= " 011 "; -- 3 : WAIT FOR NEXT 
when " 011 " => -- 3 : WAIT FOR NEXT 
timer(2 downto 0) <= timer(2 downto 0) + 1 1 1 ; 
if (note cnt(5 downto 0) = 63) then 
ACC STATE <= " 100 "; -- 4 : SATURATE 
elsif (timer(2 downto 0) = 4) then 
note_cnt(5 downto 0) <= note_cnt(5 downto 0) + 1 1 1 ; 
ACC STATE <= " 010 "; 2 : ADD SAMPLE 
end if ; 
when " 100 " => 4 : SATURATE 
if ((left int(24) = 1 0 1 ) and ((left int(23) or 
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left_int(22) or left_int(21) or left_int(20) or 
left_int(l9) or left_int(l8) or left int(l7) or 
left int(l6) or left_int(15)) = ' 1 ' )) then 
left_int(15 downto 0) <= x "7fff "; 
elsif ((left_int(24) = ' 1 ' ) and ( (left_int(23) and 
left_int(22) and left_int(21) and left_int(20) and 
left_int(19) and left_int(18) and left int(17) and 
left int(16) and left int(15)) = ' 0 ' )) then 
left int(15 downto 0) <= x " BOOO "; 
end if ; 
if ((right int(24) = ' 0 ' ) and ((right int(23) or 
right_int(22) or right int(21) or right int(20) or 
right int(19) or right int(18) or right int(17) or 
right_int(16) or right_int(15)) = ' 1 ' )) then 
right int(15 downto 0) <= x " 7fff "; 
elsif ((right_int(24) = ' 1 ' ) and ((right_int(23) and 
right_int(22) and right_int(21) and right_int(20) and 
right int(19) and right int(18) and right int(17) and 
right int(16) and right int(15)) = ' 0 ' )) then 
right int(15 downto 0) <= x " 8000 "; 
end if ; 
ACC STATE<= " 101 "; -- 5 : WAIT FOR ACK 
when others => -- 5 : WAIT FOR ACK 
Process_Samples_done int <= ' 1 '; 
samples_ready_out_int <= ' 1 '; 
if (Process_Samples = ' 0 ' ) then 
ACC STATE <= " 000 "; -- 0 : WAIT FOR CMD 
else 
ACC STATE<= " 101 "; - - 5 : WAIT FOR ACK 
end if ; 
end case ; 
end if ; 
end process Accumulator Proc ; 
-- Assign outputs 
samples_ready_out <= samples_ready_out int ; 
Process_Samples_done <= Process_Samples_done_int ; 
left_out(15 downto 0) <= left_int(15 downto 0) ; 
right out(15 downto 0) <=right int(15 downto 0) ; 
END Accumulator_Arch ; 
G.2 Addr Inc 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Addr Inc 
LIBRARY ieee ; 
USE ieee . std_logic_1164.all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
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END Addr Inc 
std_logic_vector 
std_logic_vector 
std logic ; 
-
std_logic_vector 
(19 DOWNTO 0) ; 
(19 DOWN TO 0) ; 
(19 DOWN TO 0) 
ARCHITECTURE Addr Inc Arch OF Addr Inc IS 
BEGIN 
with sell select 
ndatal(l9 downto 0) <= pdatal(l9 downto 0) when ' 0 ', 
sdatal(l9 downto 0) when others ; 
END Addr_Inc_Arch ; 
G.3 Attack Vol Inc 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Attack Vol Inc 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Attack Vol Inc IS 
PORT ( 
pdata7 IN std logic_vector 
sdata7 IN std_logic_vector 
sel7 IN std_logic ; 
ndata7 OUT std_logic_vector 
) ; 
END Attack Vol Inc 
(7 DOWN TO 0) ; 
(7 DOWN TO 0) ; 
(7 DOWN TO 0) 
ARCHITECTURE Attack Vol Inc Arch OF Attack Vol Inc IS 
BEGIN 
with sel7 select 
ndata7(7 downto 0) <= pdata7(7 downto 0) when ' 0 ', 
sdata7(7 downto 0) when others ; 
END Attack Vol Inc Arch ; 
- -
G.4BRAM 




FPGA 2 >> Music Processor >> Memory >> BRAM X 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
















std_logic_vector (31 DOWNTO 0) ; 
std_l ogic ; 
std_logic vector (31 DOWNTO 0) 
ARCHITECTURE BRAM Arch OF BRAM IS 
signal din low 
signal din_high 




component RAMB4 Sl6 
std_logic_vector(15 downto 0) ; 
std_logic_vector(15 downto 0) ; 
std_logic_ vector(l5 downto 0) ; 













in STD LOGIC ; 
-
in STD LOGIC ; 
-
in STD LOGIC ; 
-
in STD_LOGIC_VECTOR(7 downto 0) ; 
in STD_LOGIC_VECTOR(l5 downto 0) ; 
out STD_LOGIC_VECTOR(15 downto 0) 
end component ; 
attribute INIT 00 : string ; 
attribute INIT 01 : string ; 
attribute INIT 02 : string ; 
-
attribute INIT 03 : string ; 
attribute INIT 04 : string ; 
attribute INIT 05 : string ; 
-
attribute INIT 06 : string ; 
attribute INIT 07 : string ; 
attribute INIT 08 : string ; 
attribute INIT 09 : string ; 
attribute INIT Oa : string ; 
-
attribute INIT Ob : string ; 
attribute INIT Oc : string ; 
-
attribute INIT Od : string ; 
attribute INIT Oe : string ; 
attribute INIT Of : string ; 
-- Bits 15 : 0 of addresses 0- 255 
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- - 0 1 2 3 4 5 6 7 8 9 a b c d e f 
att r ibute INIT 00 of ram low : label is 
'' 00fl00e400d700cb00bf00b500aa00al0098008f0087008000780072006b0065 "; 
attribute INIT 01 of ram low : label is 
- -
" 0260023e02le02000le30lc80lae0196017f016a0155014201300llf010f0100 "; 
attribute INIT 02 of ram low : label is 
- -
" 05fe05a80556050a04cl047d043c040003c60390035d032c02ff02d402ab0285 "; 
attribute INIT 03 of ram low : label is 
- -
'' Ofla0e410d740cb20bfc0b500aad0al4098308fa08790800078d072006ba0659"; 
attribute INIT 04 of ram low : label is 
- -
'' 260d23eb2le72000le34lc82lae8196517f916a0155bl4281306llf510f31000 "; 
att r ibute INIT 05 of ram low : label is 
- -
" 5fe45a82556e50a24clb47d643ce40003c68390435dl32cb2ff22d412ab72851 "; 
attribute INIT 06 of ram low : label is 
- -
'' flale4l l d744cb2fbfc8b504aadcal4598378fac879c800078d072086ba26597 "; 
att r ibute INIT 07 of ram low : label is 
- -
" 60df3eb3 l e710000e343c823ae89965f7f916a0955b8428a306flf590f380000 "; 
att r ibute INIT 08 of ram low : label is 
- -
'' 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT 09 of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT Oa of ram low : label is 
- -
'' 0000000000000000000000000000000000000000000000000000000000000000 "; 
att r ibute I NIT Ob of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT Oc of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 " ; 
attribute INIT Oct of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
att r ibute INIT Oe of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT Of of ram low : label is 
- -
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
-- Bits 31 : 16 of addresses 0- 255 
-- 0 1 2 3 4 5 6 7 8 9 a b c d e f 
attribute INIT_ OO of ram_ high : label is 
'' 0000000000000000000000000000000000000000000000000000000000000000 " ; 
attribute INIT_ Ol of ram_ high : label is 
'' 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_02 o f ram_h i gh : l abe l i s 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
att r ibute INI T_03 of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
att r ibute INIT_04 of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
att r ibute I NIT_05 of ram_ h i gh : labe l is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
at t ribute INIT_ 06 o f ram_ high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_07 of ram_high : label is 
" 0002000200020002000100010001000100010001000100010001000100010001 "; 
attribute INIT_08 of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_09 of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT Oa of ram_high : label is 
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'' 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_Ob of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_Oc of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_Od of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_Oe of ram_high : label is 
'' 0000000000000000000000000000000000000000000000000000000000000000 "; 
attribute INIT_Of of ram_high : label is 
" 0000000000000000000000000000000000000000000000000000000000000000 "; 
BEGIN 
Assign internal signals 
logic_O <= ' 0 '; 
logic_1 <= ' 1 '; 
din_low(15 downto 0) <= din(15 downto 0) ; 
din_high(15 downto 0) <= din(31 downto 16) ; 
ram low : RAMB4 S16 
port map ( 
WE => we , 
EN => logic 1 , 
-
RST => logic_O , 
CLK => elk , 
ADDR => addr , 
DI => din low , 
-
DO => dout low 
) ; 
ram high : RAMB4 S16 
-
port map ( 
WE => we , 
EN => logic 1 , 
-
RST => logic_ 0 , 
CLK => elk , 
ADDR => addr , 
DI => din high , 
-
DO => dout high 
-) ; 
Assign outputs 
dout(15 downto 0) <= dout low(15 downto 0) ; 
dout(31 downto 16) <= dout_high(15 downto 0) ; 
END BRAM Arch ; 
G.5BRAM MUX 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> BRAM MUX 
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LIBRARY ieee ; 
USE ieee . std_logic ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY BRAM MUX IS 
PORT ( 
) ; 
addr04 a IN 
addr04 b IN 
sel IN 
we04 a IN 
we04 b IN 
addr04 OUT 
we04 OUT 
END BRAM MUX 
std_logic_vector (7 DOWNTO 0) ; 




std_logic_vector (7 DOWNTO 0) ; 
std_logic 
ARCHITECTURE BRAM MUX Arch OF BRAM MUX IS 
BEGIN 
with sel select 
addr04(7 downto 0) <= addr04_a(7 downto 0) when ' 0 ', 
addr04_b(7 downto 0) when others ; 
with sel select 
we04 <= we04 a when ' 0 ', 
we04 b when others ; 
END BRAM_MUX_Arch ; 
G.6 Bin to BCD 
Author : Ryan Mokos 
Date 7/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Bin to BCD 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Bin to BCD IS 
PORT( 
Number IN std_logic_vector 
sys_clk IN std_logic ; 
Number_High OUT std_logic_vector 
Number Low OUT std_logic_vector 
Number Mid OUT std_logic_vector 
) ; 





ARCHITECTURE Bin to BCD Arch OF Bin to BCD IS 
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DOWN TO 0) ; 
DOWN TO 0) ; 
DOWN TO 0) ; 
DOWN TO 0) 
-- Internal signals 
signal Mult 100 Out 
signal Sub 1 Out 
signal Mult 10 Out 
std_logic_vector(9 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
signal Mult 100 int : unsigned(10 downto 0) ; 
signal Sub_1_int : unsigned(9 downto 0) ; 
signal Mult 10 int : unsigned(? downto 0) ; 
signal Sub_2 int : unsigned(6 downto 0) ; 
signal high_int 
signal mid int 
signal low int 
std_logic_vector(3 downto 0) ; 
std_logic_vector(3 downto 0) ; 
std_logic_vector(3 downto 0) ; 
BEGIN 
Generate high BCD digit 
high int(3 downto 0) <= " 1001 " when (Number(9 down to 
" 1000 " when (Number(9 down to 
" 0111 " when (Number(9 down to 
" 0110 " when (Number(9 down to 
" 0101 " when (Number(9 down to 
" 0100 " when (Number(9 down to 
" 0011 " when (Number(9 down to 
" 0010 " when (Number(9 , downto 
" 0001 " when (Number(9 downto 
" 0000 "; 
-- Multiply high BCD digit by 100 
0) >= 900) 
0) >= 800) 
0) >= 700) 
0) >= 600) 
0) >= 500) 
0) >= 400) 
0) >= 300) 
0) >= 200) 
0) >= 100) 
Mult 100 int(10 downto 0) <= UNSIGNED(high_int(3 downto 0)) * 
CONV_UNSIGNED(100 , 7) ; 
Mult 100_0ut(9 downto 0) <= CONV_STD_LOGIC_VECTOR( 
Mult 100 int(9 downto 0) , 10); 
-- Subtract out high BCD digit from input 
Sub_Proc : process(sys_clk) 
begin 










Sub_1 int(9 downto 0) <= UNSIGNED(Number(9 downto 0)) -
UNSIGNED(Mult 100_0ut(9 downto 0)) ; 
end if ; 
end process Sub Proc ; 
Sub_1_0ut(6 downto 0) <= CONV_STD_LOGIC_VECTOR(Sub_1_int(6 downto 0) , 7) ; 
-- Generate mid BCD digit 
mid_int(3 down to 0) <= " 1001 " when (Sub 1 Out(6 down to 0) >= 90) else 
" 1000 " when (Sub 1 Out(6 down to 0) >= 80) else 
" 0111 " when (Sub 1 Out(6 down to 0) >= 70) else 
" 0110 " when (Sub 1 Out(6 down to 0) >= 60) else 
" 0101 " when (Sub 1 Out(6 down to 0) >= 50) else 
" 0100 " when (Sub 1 Out(6 down to 0) >= 40) else 
--
" 0011 " when (Sub 1 Out(6 down to 0) >= 30) else 
" 0010 " when (Sub 1 Out(6 down to 0) >= 20) else 
" 0001 " when (Sub 1 Out(6 down to 0) >= 10) else 
--
" 0000 "; 
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- - Multiply mid BCD digit by 10 
Mult 10 int(7 downto 0) <= UNSIGNED(mid_int(3 d ownto 0)) * 
CONV_UNSIGNED(10 , 4) ; 
Mult 10_0ut(6 downto 0) <= CONV_STD_LOGIC_VECTOR( 
Mult 10 int(6 downto 0) , 7) ; 
-- Subtract out mid BCD digit ; remainder is low BCD digit 
Sub_2_int(6 downto 0) <= UNSIGNED(Sub_1_0ut(6 downto 0)) -
UNSIGNED(Mult_10_0ut(6 downto 0)) ; 
low_int(3 downto 0) <= CONV_STD_LOGIC_VECTOR(Sub 2 int(3 downto 0) , 4) ; 
-- Assign outputs 
Number_High(3 downto 0) 
Number_Mid(3 downto 0) 
Number_Low(3 downto 0) 
<= high_ int(3 downto 0) ; 
<= mid_int(3 downto 0) ; 
<= low_int(3 downto 0) ; 
END Bin_to_BCD_Arch ; 
G.7 Clock Gen 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Clock Gen 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 



















ARCHITECTURE Clock Maker Arch OF Clock Gen IS 
signal cntB 
signal cnt3 
std_logic_vector(7 downto 0) ; 
std_logic_vector(2 downto 0) ; 
BEGIN 
Clock_Maker Proc : process(audio_clk , reset) 
begin 
if (reset= ' 1 ' ) then 
cnt8(7 downto 0) <= " 10000 0 00 "; 
cnt3(2 downto 0) <= " 000 "; 
elsif (audio_clk ' event and audio_clk = ' 1 ' ) then 
cnt8(7 downto 0) <= cnt8(7 downto 0) + ' 1 '; 
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cnt3(2 downto 0) <= cnt3(2 downto 0) + ' 1 '; 
end if ; 
end process Clock_Maker_Proc ; 
-- Assign outputs 
BCK <= cnt3(2) ; 
LRCK <= cnt8(7) ; 
load data<= ' 1 ' when ((cnt8(7 downto 2) = " 011111 " ) or 
(cnt8(7 downto 2) = " 100000 " )) else ' 0 '; 
END Clock Maker_Arch ; 
G.8 Command Debouncer 
Author : Ryan Mokos 
Date 12/2003 
Hierarchy : 
FPGA 2 >> Command Debouncer 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 










std logic_vector (3 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_logic_vector (3 DOWNTO 0) 
) ; 
END Command Debouncer ; 
ARCHITECTURE Command Debouncer Arch OF Command Debouncer IS 
signal last cmd 
signal cnt 
signal cmd int 
signal DEB STATE 
std_logic_vector(3 downto 0) ; 
std_logic_vector(l5 downto 0) ; 
std_logic_vector(3 downto 0) ; 
std_logic_vector(l downto 0) ; 
BEGIN 
Cmd Debouncer Proc : process(sys_clk , reset) 
begin 
if (reset= ' 1 ' ) then 
last_cmd(3 downto 0) <= " 0000 "; 
cnt(l5 downto 0) <= (others=> ' 0 ' ) ; 
cmd_int(3 downto 0) <= " 0000 "; 
DEB STATE <= " 00 "; 
elsif (sys_clk ' event and sys elk 
case DEB STATE is 
when " 00 " => 
' 1 ' ) then 
if (command_in(3 downto 0) /= cmd_int(3 downto 0)) then 
DEB STATE <= " 01 "; 
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else 
DEB STATE <= " 00 "; 
end if ; 
when " 01" => 
last_cmd(3 downto 0) <=command in(3 downto 0) ; 
cnt(15 downto 0) <= (others=> ' 0 ' ) ; 
DEB_ STATE <= " 10 "; 
when " 10 " => 
if (command_in(3 downto 0) /=last cmd(3 downto 0)) then 
DEB STATE <= " 01 "; 
elsif (cnt(15 downto 0) = x " ffff " ) then 
DEB STATE <= " 11 "; 
else 
cnt( 1 5 downto 0) <= cnt(15 downto 0) + ' 1 '; 
DEB STATE<= " 10 "; 
end if ; 
when others => 
cmd_int(3 downto 0) <= command_in(3 downto 0) ; 
DEB STATE <= " 00 "; 
end case ; 
end if ; 
end process Cmd Debouncer Proc ; 
command(3 downto 0) <= cmd_int(3 downto 0) ; 
END Command_ Debouncer_Arch ; 
G.9 Control_Logic 
Author : Ryan Mokos 
Date 7/2003 
Hierarchy : 
FPGA 2 >> Contro l _Logic 
LIBRARY ieee ; 
US E ieee . std_logic_ 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 





























std_ logic ; 
std_logic ; 
std_logic ; 
std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 







Play_Music OUT std logic ; 
-
Previous Song OUT std_logic ; 
Reverse OUT std logic; 
-
detect distortion OUT std_logic ; 
-
high digit OUT std logic vector (3 DOWN TO 
- -low_digit OUT std logic_vector (3 DOWN TO 
-
mid_digit OUT std_logic_vector (3 DOWNTO 
volume down OUT std logic ; 
- -
volume up OUT std_logic ; 
display_volume OUT std logic ; 
-
reset_prog OUT std logic 
-) ; 
END Control Logic 
ARCHITECTURE Control_Logic_Arch OF Control_Logic IS 
-- State type for state machine 













TOGGLE DIST DET , 
WAIT CMD DONE 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE_ENCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE OF STATE TYPE : TYPE IS GRAY ; 
-- State machine variables 
signal CURRENT STATE STATE TYPE ; 
signal NEXT STATE STATE TYPE ; 






















volume down int 
- -





















downto 0) ; 
downto 0) ; 




-- Internal signals 
signal reset timer std_logic ; 
signal show volume std_logic ; 
signal paused std_logic ; 
signal show_paused std_logic ; 
signal temp_paused std_logic ; 
signal temp_play_music std_logic ; 
signal display_toggle std_logic ; 
signal high_char std logic_vector(3 downto 0) ; 
signal mid char std_logic_vector(3 downto 0) ; 
signal low char std_logic_vector(3 downto 0) ; 
signal wait cnt std_logic_vector(22 downto 0) ; 
- - Counter signals 
signal counting std logic ; 
signal timer std_logic_vector(24 downto 0) ; 
BEGIN 
Count Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
display_volume int 
counting 
<= ' 0 '; 
<= ' 0 '; 
<= " 0000 "; 
<= " 0000 "; 
<= " 0000 "; 
high_digit_int(3 downto 0) 
mid_digit_int(3 downto 0) 
low_digit int(3 downto 0) 
timer(24 downto 0) <= (others=> ' l ' ) ; 
elsif (sys_clk ' event and sys elk= ' 1 ' ) then 
if (reset_timer = ' l ' ) then 
counting <= ' l '; 
display_volume int <= show volume ; 
timer(24 downto 0) <= (others=> ' 0 ' ) ; 
elsif (timer (24 downto 0) = " 1111111111111111111111111 " ) then 
else 
count ing <= ' 0 '; 
display_volume int <= ' 0 '; 
high_digit_int(3 downto 0) 
mid_digit int(3 downto 0) 
low_digit int(3 downto 0) 
<= Number_High(3 downto 0) ; 
<= Number_Mid(3 downto 0) ; 
<= Number_Low(3 downto 0) ; 
if (display_volume int = ' 1 ' ) then 
else 
high_digit_int(3 downto 0) <= Number_High(3 downto 0) ; 
mid_digit int(3 downto 0) <= Number_Mid(3 downto 0) ; 
low_digit int(3 downto 0) <= Number_Low(3 downto 0) ; 
high_digit_int(3 downto 0) <= 
mid_digit_int(3 downto 0) <= 
low_digit int(3 downto 0) <= 
high_char(3 downto 0) ; 
mid_char(3 downto 0) ; 
low_char(3 downto 0) ; 
end if ; 
timer(24 downto 0) <= timer(24 downto 0) + ' 1 '; 
end i f; 
end if ; 
end process Count Proc ; 
Clocked_Ctrl Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
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-- State variable 
CURRENT STATE <= BEGIN 








volume down int 
- -
detect distortion int 
reset_prog_int 
-- Internal signals 
reset timer<= 1 0 1 ; 
show volume<= 1 0 1 ; 
paused <= 1 0 1 ; 
show_paused <= 1 0 1 ; 
temp_paused <= 1 0 1 ; 
STATE ; 
<= I 0 I ; 
<= I 0 I ; 
<= I 0 I ; 
<= I 0 I ; 
<= I 0 I ; 
<= I O I i 
<= I 0 I ; 
<= I 0 I i 
<= I 0 I ; 
<= I 0 I ; 
temp_play_music <= 1 0 1 ; 
display_toggle <= 1 0 1 ; 
high_char(3 downto 0) <= x " O"; 
mid_char(3 downto 0) <= x " O"; 
low_char(3 downto 0) <= x " O"; 
wait cnt(22 downto 0) <= (others=> 1 0 1 ) ; 
elsif (sys_clk 1 event and sys elk= 1 1 1 ) then 
CURRENT STATE <= NEXT STATE ; 
- -
case CURRENT STATE is 
when BEGIN STATE => 
null ; 
when COPY IDFS => 
Copy_IDFs_To_BRAM_int <= 1 1 1 ; 
when WAIT FOR CMD => 
Copy_IDFs_To_BRAM_int <= 1 0 1 ; 
display_toggle <= 1 0 1 ; 
if (End_Of_Data_Reached = 1 1 1 ) then 
reset_prog_int <= 1 1 1 ; 
end if ; 
if ((paused= 1 1 1 ) and (counting= 1 0 1 )) then 
if (reset_timer = 1 1 1 ) then 
show_paused <= not show_paused ; 
end if ; 
reset timer <= 1 1 1 ; 
else 
reset timer <= 1 0 1 ; 
end if ; 
if (show_paused = I 1 I ) then 
high_char(3 down to 0) <= 
mid char(3 down to 0) <= 
low char(3 down to 0) <= 
-
else 
x "a "; 
x "b "; 




high_char(3 downto 0) 
mid_char(3 downto 0) 
low_ char(3 downto 0) 
<= Number_High(3 downto 0) ; 
<= Number_Mid(3 downto 0) ; 
<= Number_Low(3 downto 0) ; 
end if ; 
case command(3 downto 0) is 
when x " 3 " I x " 4 " I x " 5 " I x " 6" => 
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if (temp_paused = ' 0 ' ) then 
temp_play_music <= Play_Music int ; 
Play_Music_int <= ' 0 '; 
temp_paused <= ' 1 '; 
end if ; 
when others => 
if (temp_paused = ' 1 ' ) then 
temp_paused <= ' 0 '; 
Play_Music int <= temp_play_music ; 
end if ; 
end case ; 




when PLAY PAUSE => 
int <= ' 1 ' ; 
<= ' 0 ' ; 
<= ' 0 ' ; 
paused <= Play_Music int ; 
show_paused <= ' 1 '; 
Play_Music_int <= not Play_Music int ; 
when FWD => 
Forward int <= ' 1 '; 
if (End_Of_Data Reached= ' 1 ' ) then 
reset_prog_int <= ' 1 '; 
end if ; 
when REW => 
Reverse int 
when INC SONG => 
<= ' 1 '; 
Next_Song_int <= ' 1 '; 
if (End_Of_Data Reached= ' 1 ' ) then 
reset_prog_int <= ' 1 '; 
end if ; 
when DEC SONG => 
Previous Song int <= ' 1 ' ; 
-
when INC VOL => 
volume _up_ int <= ' 1 ' ; 
reset timer <= ' 1 ' ; 
show volume <= ' 1 ' ; 
-
when DEC VOL => 
volume down int <= ' 1 ' ; 
reset timer <= ' 1 ' ; 
show volume <= ' 1 ' ; 
-
when TOGGLE DIST DET => 
reset timer <= ' 1 ' ; 
-
display_ toggle <= ' 1 ' ; 
if (detect distortion int = ' 0 ' ) then 
-
high_ char(3 down to 0) <= 
mid char(3 down to 0) <= 
low char(3 down to 0) <= 
-
detect distortion int <= 
else 
high char(3 down to 0) <= 
mid char(3 down to 0) <= 
-
low char(3 down to 0) <= 
-
detect distortion int <= 
end if ; 
when WAIT CMD DONE => 
Copy_IDFs_To_BRAM_int <= ' 0 '; 
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x "O"; 
x "c "; 
x "a "; 
' 1 ' ; 
x "O"; 
x "e "; 
x "e "; 
' 0 ' ; 











volume down int 
reset timer 
show volume 
wait cnt(22 downto 0) 
when others => 
null ; 
end case ; 
end if ; 










I 0 I i 
I 0 I i 
I 0 I i 
I 0 I i 
I 0 I i 
I 0 I i 
I 0 I i 
I 0 I i 
wait cnt( 22 down to 0) + I 1 I i 
Next State_Ctrl_Proc : process(CURRENT STATE , SDRAM_Cont ready , 
Copy_IDFs_done , command , End_Of_Data Reached , 
Change_Song_Location done , wait cnt) 
begin 
case CURRENT STATE is 
when BEGIN STATE => 
if (SDRAM_Cont ready= 1 1 1 ) then 
NEXT STATE <= COPY IDFS ; 
else 
NEXT STATE <= BEGIN STATE ; 
end if ; 
when COPY IDFS => 
if (Copy_IDFs done= 1 1 1 ) then 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= COPY IDFS ; 
end if ; 
when WAIT FOR CMD => 
if (End_Of_Data_Reached = 1 1 1 ) then 
NEXT STATE <= STOP PLAYING; 
else 
case command(3 down to 0) is 
when x "l " => 
NEXT STATE <= STOP PLAYING ; 
-
when x " 2 " => 
NEXT STATE <= PLAY PAUSE ; 
when x " 3 " => 
NEXT STATE <= FWD ; 
when x " 4 " => 
NEXT STATE <= REW ; 
when x " S" => 
NEXT STATE <= INC SONG ; 
-
when x " 6" => 
NEXT STATE <= DEC SONG ; 
when x "7 " => 
NEXT STATE <= INC VOL ; 
-
when x " B" => 
NEXT STATE <= DEC VOL ; 
-
when x " 9" => 
NEXT STATE <= TOGGLE DIST DET ; 
when others => 
NEXT STATE <= WAIT FOR CMD ; 
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end case ; 
end if ; 
when STOP PLAYING => 
if (Copy_IDFs done= ' 1 ' ) then 
NEXT STATE <= WAIT_CMD_DONE ; 
else 
NEXT STATE <= STOP_PLAYING ; 
end if ; 
when PLAY PAUSE => 
NEXT STATE <= WAIT_CMD_DONE ; 
when FWD => 
if (End Of Data_Reached = ' 1 ' ) then 
NEXT STATE <= STOP_PLAYING ; 
elsif (Change_Song_Location_done = ' 1 ' ) then 
NEXT STATE <= WAIT_CMD_DONE ; 
else 
NEXT STATE <= FWD ; 
end if ; 
when REW => 
if (Change Song Location done= ' 1 ' ) then 
NEXT STATE <= WAIT_ CMD_ DONE ; 
else 
NEXT STATE <= REW ; 
end if ; 
when INC SONG => 
if (End_Of_Data Reached= ' 1 ' ) then 
NEXT STATE <= STOP_PLAYING ; 
elsif (Change Song_Location_done = ' 1 ' ) then 
NEXT STATE <= WAIT_CMD_DONE ; 
else 
NEXT STATE <= INC_SONG ; 
end if ; 
when DEC SONG => 
if (Change_Song_Location done= ' 1 ' ) then 
NEXT STATE <= WAIT_CMD_DONE ; 
else 
NEXT STATE <= DEC_SONG ; 
end if ; 
when INC VOL => 
NEXT STATE <= WAIT_CMD_DONE ; 
when DEC VOL => 
NEXT STATE <= WAIT CMD_DONE ; 
when TOGGLE DIST DET => 
- -
NEXT_ STATE <= WAIT_CMD_DONE ; 
when WAIT CMD DONE => 
if (wait cnt(22 downto 0) = " 11111111111111111111111 " ) then 
case command(3 downto 0) is 
else 
when x " 1 " I x " 2 " I x " 9" => 
NEXT STATE <= WA I T CMD DONE ; 
when others => 
if ((display_togg1e = ' 1 ' ) and (counting 
NEXT STATE <= WAIT CMD DONE ; 
else 
NEXT STATE <= WAIT FOR CMD ; 
end if ; 
end case ; 
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' 1 ' )) then 
NEXT STATE <= WAIT CMD DONE ; 
end if ; 
when others => 
NEXT STATE <= BEGIN STATE ; 
end case ; 
end process Next State_Ctrl Proc ; 




<= Copy_IDFs_To_BRAM_int ; 
<= Play_Music_int ; 
<= Forward int ; 
Reverse <= Reverse int ; 
Next_Song <= Next Song_int ; 
Previous Song <= Previous_Song_int ; 
volume_up <= volume_up_int ; 
volume down <= volume down int ; 
- -
detect distortion <= detect distortion int ; 
display_volume <= display_volume_int ; 
reset_prog <= reset_prog_int ; 
high_digit(3 downto 0) <= high_digit_int(3 downto 0) ; 
mid_digit(3 downto 0) <= mid_digit_int(3 downto 0) ; 
low_digit(3 downto 0) <= low_digit int(3 downto 0) ; 
END Control_Logic_Arch ; 
G.lO Ctrl Debouncer 
The Ctrl Debouncer block in FPGA 2 is the same as the Ctrl Debouncer block m 
FPGA 1. See Appendix D, Section 2 for a listing of the VHDL code. 
G.ll Current Addr 
Author : Ryan Makos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Current Addr 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 
ENTITY Current Addr IS 
PORT( 
pdataO IN std_logic_vector 
pdata1 IN std_logic_vector 
pdata2 IN std_logic_vector 
pdata3 IN std_logic_vector 
sdataO IN std_logic_vector 
selO IN std_logic_vector 
ndataO OUT std_logic_vector 
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(35 DOWN TO 0) ; 
( 19 DOWN TO 0) ; 
(23 DOWN TO 0) ; 
(23 DOWN TO 0) ; 
(35 DOWNTO 0) ; 
(1 DOWNTO 0) ; 
(35 DOWNTO 0) ; 
zero out sel OUT std_logic 
} ; 
END Current Addr ; 
ARCHITECTURE Current Addr Arch OF Current Addr IS 
signal pdataOl unsigned(36 down to 0} ; 
signal pdataOl 3 unsigned(36 down to 12} ; 
signal pdataOl 32 unsigned(36 down to 12} ; 
signal new addr unsigned(35 down to 0} ; 
signal a greater_b std_logic ; 
signal a equal_b std_logic ; 
BEGIN 
Calculate incremented address with and without looping 
pdata01(36 downto 0} <= CONV_UNSIGNED(UNSIGNED(pdata0(35 downto 0}} , 37} 
+ UNSIGNED(pdatal(l9 downto 0}} ; 
pdataOl 3(36 downto 12} <= pdata01(36 downto 12} -
UNSIGNED(pdata3(23 downto 0}} ; 
pdataOl 32(36 downto 12} <= CONV_UNSIGNED(pdata01_3(35 downto 12} , 25} + 
UNSIGNED(pdata2(23 downto 0}} ; 
-- MUX for selecting between looping and not looping 
with a_greater_b select 
new_addr(35 downto 12} <= pdata01(35 downto 12} when ' 0 ', 
pdataOl 32(35 downto 12} when others ; 
new_addr(ll downto 0} <= pdataOl(ll downto 0} ; 
-- Generate signal for zeroing out the volume if the sample is 
done playing and doesn ' t loop 
a_greater_b <= ' 1 ' when (pdata01(36 downto 12} > 
CONV_UNSIGNED(UNSIGNED(pdata3(23 downto 0}} , 25}} else ' 0 '; 
a_equal_ b <= ' 1 ' when (pdata2(23 downto 0} = 0} else ' 0 '; 
zero out sel <= a_greater_b and a_equal_b ; 
-- MUX for the output 
with selO(l downto 0} select 
ndata0(35 downto 0} <= pdata0(35 downto 0} when " 00 ", 
END Current Addr Arch ; 
G.12 Current Vol 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
sdata0(35 downto 0} when " 01 ", 
CONV_STD_LOGIC_VECTOR(new_addr(35 downto 0} , 36} 
when others ; 
FPGA 2 >> Music Processor >> Event Processor >> Current Vol 
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LIBRARY ieee ; 
USE ieee.std_logic 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Current Vol IS 
PORT ( 















std_logic_vector (14 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (14 DOWNTO 0) ; 
std_logic_vector (1 DOWNTO 0) ; 
std_logic_vector (14 DOWNTO 0) 
) ; 
END Current Vol 


































a less_b <= ' 1 ' when (pdata4(14 downto 8) < pdata5(6 downto 0)) else ' 0 '; 
a_equal_b <= ' 1 ' when (pdata4(14 downto 8) = 0) else ' 0 '; 
pdata47(14 downto 0) <= pdata4(14 downto 0) + pdata7(7 downto 0) ; 
pdata4 8(14 downto 0) <= ·pdata4(14 downto 0) - pdata8(7 downto 0) ; 
with a less b select 
comp1(14 downto 0) <= pdata4(14 downto 0) when ' 0 ', 
pdata47(14 downto 0) when others ; 
with a _ equal_b select 
comp2(14 downto 0) <= pdata4_8(14 downto 0) when ' 0 ', 
(others=> ' 0 ' ) when others ; 
with Note_Type select 
new_vol(l4 downto 0) <= comp1(14 downto 0) when ' 0 ', 
comp2(14 downto 0) when others ; 
with sel4(1 downto 0) select 
ndata4(14 downto 0) <= pdata4(14 downto 0) when " 00 ", 
sdata4(14 downto 0) when " 01 ", 
new_vol(14 downto 0) when others ; 
END Current Vol Arch ; 
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G.13 DLLs 
The DLLs block in FPGA 2 is the same as the DLLs block in FPGA 1. See Appendix 
D, Section 3 for a listing of the VHDL code. 
G.14 Digit_MUX 
The Digit_ MUX block in FPGA _ 2 is the same as the Digit_ MUX block in FPGA _1. See 
Appendix D, Section 5 for a listing of the VHDL code. 
G.15 Distortion Detector 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor >> Distortion Detector 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 

























signed (15 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
std_logic ; 
std_1ogic_vector (15 DOWNTO 0) ; 





ARCHITECTURE Distortion Detector Arch OF Distortion Detector IS 
-- Registered outputs 
signal left out int 
signal right_out_int 
signal vol down int 
signed(15 downto 0) ; 
signed(15 downto 0) ; 
std_logic ; 
-- Internal signals 
signal sample cnt 
signal dist_cnt 
signal DIS STATE 
std_logic_vector(5 downto 0) ; 
std_logic_vector(5 downto 0) ; 
std_logic_vector(1 downto 0) ; 
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BEGIN 
Distortion Detector Proc : process(sys elk , reset) 
begin 
if (reset= 1 1 1 ) then 
-- Registered outputs 
left_out int(15 downto 
right_out int(15 downto 
vol down int <= 1 0 1 ; 
0) <= (others 
0) <= (others 
- -
-- Internal signals 
sample_ cnt(5 downto 0) 
dist_cnt(5 downto 0) 





=> I 0 I ) ; 
=> I 0 I ) ; 
I 0 I ) ; 
I 0 I ) ; 
elsif (sys clk 1 event and sys elk= 1 1 1 ) 
case DIS STATE is 
then 
when " 00 " => -- WAIT FOR SAMPLES 
vol down int <= 1 0 1 ; 
- -
if (Play_Music = 1 0 1 ) then 
left_out_ int(15 downto 0) 
right_out int(15 downto 0) 
end if ; 
if (samples_ready = 1 1 1 ) then 
DIS STATE <= " 01 "; 
else 
DIS STATE <= " 00 "; 
end if ; 
when " 01 " => -- OUTPUT SAMPLES 
<= (others => 
<= (others => 
I 0 I ) ; 
I 0 I ) ; 
left_out int(15 downto 0) <= left_in(15 downto 0) ; 
right_out_ int(15 downto 0) <= right_in(15 downto 0) ; 
sample cnt(5 downto 0) <=sample cnt(5 downto 0) + 1 1 1 ; 
if ( (STD_LOGIC_VECTOR(left_in(15 downto 0)) = x " 7fff " ) or 
(STD_LOGIC_VECTOR(left_in(15 downto 0)) = x " BOOO " ) or 
(STD_LOGIC_VECTOR(right in(15 downto 0)) = x " 7fff " ) 
or (STD_LOGIC VECTOR(right in(15 downto 0)) = 
x " BOOO " )) then 
dist cnt(5 downto 0) <= dist cnt(5 downto 0) + 1 1 1 ; 
end if ; 
if ( (sample_cnt (5 downto 0) 63) and 
(dist cnt(5 downto 0) > 5)) then 
DIS STATE <= " 10 "; 
else 
DIS STATE <= " 11 "; 
end if ; 
when " 10 " => DEC VOL 
vol down int <= 1 1 1 ; 
DIS STATE <= " 11 "; 
when others => -- WAIT FOR END 
vol down int <= 1 0 1 ; 
- -
if (sample_cnt(5 downto 0) = 0) then 
dist cnt(5 downto 0) <= " 000000 "; 
end if ; 
if (samples ready= 1 0 1 ) then 
DIS STATE<= " 00 "; 
else 
DIS STATE <= " 11 "; 
end if ; 
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end case ; 
end if ; 
end process Distortion Detector Proc ; 
-- Assign outputs 
left_out( l 5 downto 0) <= CONV_STD_ LOGIC_VECTOR( 
left_out_ int(lS downto 0) , 16) ; 
right out(l5 downto 0) <= CONV_ STD_LOGIC_VECTOR( 
right_ out_int(l5 downto 0) , 16) ; 
vol down <= vol down int and detect distortion ; 
END Distortion_ Detector_Arch ; 
G.16 End Addr 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> End Addr 
LIBRARY ieee ; 
USE ieee . std_logic 1 164 . all ; 
USE ieee . std_ logic_a r ith . all ; 
USE ieee . std_logic unsigned . al l; 
















ARCHITECTURE End Addr Arch OF End Addr IS 
BEGIN 
with sel3 select 
DOWN TO 0) ; 
DOWN TO 0) ; 
DOWN TO 0) 
ndata3(23 downto 0) <= pdata3(23 downto 0) when ' 0 ', 
sdata3(23 downto 0) when others ; 
END End Addr Arch ; 
- -
G.17 Event Decoder 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Event Decoder 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
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USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Event Decoder IS 
PORT ( 
BRAM doutO IN std logic_vector (31 DOWN TO 0) ; 
-
BRAM doutl IN std_logic_vector (31 DOWN TO 0) ; 
BRAM dout2 IN std logic_vector (31 DOWNTO 0) ; 
-
BRAM dout3 IN std logic_vector (31 DOWN TO 0) ; 
-
BRAM dout4 IN std_logic_vector (31 DOWN TO 0) ; 
BRAM dout5 IN std_logic_vector ( 31 DOWN TO 0) ; 
Copy IDFs To BRAM IN std logic ; 
- - - -
Forward IN std logic ; 
-
Next Song IN std logic ; 
- -
Previous Song IN std logic ; 
-
Process Events IN std logic ; 
-
Reverse IN std_logic ; 
SDRAM data IN std logic_vector (31 DOWNTO 0) ; 
-
SDRAM done IN std logic ; 
-
reset IN std_logic ; 
sys elk IN std logic ; 
-
-
BRAM addr04 OUT std_logic_vector ( 7 DOWN TO 0) ; 
BRAM addr5 OUT std_logic_vector (7 DOWN TO 0) ; 
BRAM dinS OUT std logic_vector (31 DOWN TO 0) ; 
-
BRAM we04 OUT std logic ; 
-
BRAM we5 OUT std_logic ; 
Change Song Location done OUT std logic ; 
- -
Copy_IDFs_ done OUT std logic ; 
-
End Of Data Reached OUT std logic ; 
-
Note Type OUT std logic ; 
-
-
Process Events done OUT std logic ; 
- -
SDRAM addr OUT std logic_vector (23 DOWN TO 0) ; 
-
SDRAM read OUT std logic ; 
-
Song_Nurnber OUT std logic_vector (9 DOWN TO 0) ; 
-
event_flag_addr OUT std logic_vector (5 DOWNTO 0) ; 
-
flag in OUT std logic ; 
-
flag_ write OUT std logic ; 
-
sdataO OUT std logic_vector (35 DOWNTO 0) ; 
-
sdatal OUT std_logic_vector ( 19 DOWNTO 0) ; 
sdata2 OUT std logic_vector (23 DOWNTO 0) ; 
-
sdata3 OUT std_logic_vector (23 DOWNTO 0) ; 
sdata4 OUT std logic_vector (14 DOWNTO 0) ; 
-
sdata5 OUT std_logic_vector (6 DOWN TO 0) ; 
sdata6 OUT std_logic_vector (6 DOWN TO 0) ; 
sdata7 OUT std_logic_vector (7 DOWN TO 0) ; 
sdata8 OUT std logic_vector (7 DOWN TO 0) ; 
-
sdata9 OUT std_logic_vector (10 DOWN TO 0) ; 
selO OUT std_logic_vector (1 DOWN TO 0) ; 
sell OUT std_logic ; 
sel2 OUT std logic ; 
-
sel3 OUT std logic ; 
-
se14 OUT std logic_vector ( 1 DOWN TO 0) ; 
-
sel5 OUT std logic ; 
-
sel6 OUT std logic ; 
-
sel7 OUT std_logic ; 
sel8 OUT std_logic ; 
flag_ out IN std logic ; 
-
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Change_Loc_Ok IN std_logic 
) ; 
END Event Decoder ; 
ARCHITECTURE Event Decoder Arch OF Event Decoder IS 
-- State type declaration 
type STATE_TYPE is ( 
WAIT_FOR_CMD , 
-- Copy IDF ' s to BRAM 
COPY_ DATA_ 0 , 
COPY_ DATA _1 , 
COPY_ DATA_ Xl , 
COPY_DATA_X2 , 
COPY_DATA_X3 , 
WAIT FOR COPY_ACK , 






-- Note Off Event 
NOTE_OFF_2 , 
NOTE_OFF_ 3 , 








NOTE_ON 9 , 
-- Other Event 
OTHER_2 , 
OTHER_3 , 





UPDATE_ ADDR _ 4, 
-- End of Song or Data 
END_OF_SONG , 
END_OF_DATA , 
WAIT FOR_ACK , 
-- Change Song Location 
CHGPOS_ DATA_O , 
CHGPOS_DATA_l , 
CHGPOS_ DATA_Xl , 
CHGPOS_ DATA_X2 , 
CHGPOS_DATA_X3 , 







RESET_NOTE_REG 1 , 
RESET_NOTE_REG_2 , 
WAIT FOR CHNG ACK 
Type Encoding Style scheme for LeonardoSpectrum 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE_ENCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE of STATE TYPE : type is ONEHOT ; 
- - Declare current and next state signals 
signal CURRENT STATE STATE TYPE ; 
signal NEXT_STATE STATE TYPE ; 
-- Registered outputs ; 192 bits total 
signal sdataO int std_logic_ vector(35 
signal sdatal int std logic_vector(l9 
-
signal sdata2 int std_logic_vector(23 
signal sdata3 int std_logic_vector(23 
signal sdata4 int std logic_vector(l4 
-
signal sdataS int std logic vector(6 
-
signal sdata6 int std_logic_vector(6 
signal sdata7 int std logic vector(7 
- -
signal sdataB int std logic_vector(7 
signal sdata9 int std_logic_vector(lO 
signal BRAM dinS int std logic_vector(31 

















Process Events done int 
- - -

















-- Registers for Block 
signal BRAM addr04 int 
signal BRAM addrS int 
signal BRAM we04 int 






downto 0) ; 
downto 0) ; 
-- Registers for SDRAM controller signals 
signal SDRAM addr int std_logic_vector(23 downto 0) ; 
signal SDRAM_read_int : std_logic ; 
-- Registers for select signals 
signal selO int std_logic_vector(l downto 0) ; 
signal sell int std_logic ; 
signal sel2 int std_logic ; 
signal sel3 int std_logic ; 
signal sel4 int std_logic_vector(l downto 0) ; 
signal selS int std_logic ; 
signal sel6 int std_logic ; 
signal sel7 int std_logic ; 
signal selB int std_logic ; 
-- Registers for flag signals 
signal event flag_addr_int std logic_vector(S downto 0) ; 
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signal flag_in_int 
signal flag_write int 
std_logic ; 
std_logic ; 
-- Internal signals 
signal IDF cnt std_logic_vector(7 downto 0) ; 
signal addr cnt std_logic_vector(23 downto 0) ; 
signal dw cnt std_logic_vector(2 downto 0) ; 
signal song_cnt std_logic_vector(9 downto 0) ; 
signal update_cnt std_logic_vector(5 downto 0) ; 
signal delta time std_logic_vector(27 downto 0) ; 
signal data int std_logic_vector(31 downto 0) ; 
signal reg_ cnt std_logic_vector(5 downto 0) ; 
signal change_song_location std_logic ; 







displaying time markers 
display_time_marker 
TIME MARKER DISP STATE 





std_logic_vector(9 downto 0) ; 
std_logic_vector(23 downto 0) ; 
Time_ Marker_Disp_ Proc : process(sys_clk , reset) 
begin 
if (reset= ' 1 ' ) then 
TIME MARKER DISP STATE<= ' 0 '; 
time_marker_ disp_timer(23 downto 0) <= (others=> ' 0 ' ) ; 
elsif (sys clk ' event and sys elk= ' 1 ' ) then 
if (TIME_MARKER_DISP_STATE = ' 0 ' ) then 
time_marker_disp_timer(23 downto 0) <= (others=> ' 0 ' ) ; 
if (display_time_marker = ' 1 ' ) then 
else 
TIME MARKER DISP STATE<= ' 1 '; 
else 
TIME MARKER DISP STATE<= ' 0 '; 
end if ; 
if (display_time marker= ' 1 ' ) then 
time_marker_disp_timer(23 downto 0) <= (others=> ' 0 ' ) ; 
TIME MARKER DISP STATE<= ' 1 '; 
- - -
elsif (time_marker_disp_timer(23 downto 0) = x " ffffff " ) then 
TIME MARKER DISP STATE<= ' 0 '; 
else 
time_marker_disp_timer(23 downto 0) <= 
time_marker_disp_timer(23 downto 0) + ' 1 '; 
TIME MARKER DISP STATE<= ' 1 '; 
end if ; 
end if ; 
end if ; 
end process Time_Marker_Disp_Proc ; 
Clocked Decoder Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
CURRENT STATE <= WAIT FOR CMD ; 
-- Registered outputs ; 192 bits total 
sdataO int(35 downto 0) <= (others=> ' 0 ' ) ; 
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sdatal int(l9 down to 0) <= (others => 
-
sdata2 int(23 down to 0) <= (others => 
-
sdata3 int(23 down to 0) <= (others => 
-
sdata4 int(l4 down to 0) <= (others => 
-
sdata5 int(6 down to 0) <= (others => 
-
sdata6 int(6 down to 0) <= (others => 
-
sdata7 int(7 down to 0) <= (others => 
-
sdata8 int(7 down to 0) <= (others => 
-
sdata9 int(lO down to 0) <= (others => 
-
BRAM dinS int(31 down to 0) <= (others · => 
-
-- Registers for control signals 
Copy IDFs done int <= ' 0 '; 
- - -
Process Events done int <= ' 0 ' ; 
-
- -
End Of Data Reached int <= ' 0 ' ; 
Change_Song_ Location done int <= ' 0 ' ; 
-
-- Registers for Block RAM signals 
BRAM addr04 int(7 down to 0) <= (others => 
- -
BRAM addr5 int(7 down to 0) <= (others => 
- -
BRAM we04 int <= ' 0 ' ; 
BRAM we5 int <= ' 0 ' ; 
-- Registers for SDRAM controller signals 
SDRAM addr int(23 down to 0) <= 
- -
SDRAM read int <= ' 0 ' ; 
- -
-- Registers for select signals 
selO int(l down to 0) <= " 00 "; 
-
sell int <= ' 0 ' ; 
sel2 int <= ' 0 ' ; 
sel3 int <= ' 0 '; 
sel4_int(l downto 0) <= " 00 "; 
sel5 int <= ' 0 '; 
sel6 int <= ' 0 '; 
sel7 int <= ' 0 '; 
sel8 int <= ' 0 '; 
-- Registers for flag signals 
(others => 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
event flag_addr_ int(S downto 0) <= (others=> ' 0 ' ) ; 
flag_in_int <= ' 0 '; 
flag_write_int <= ' 0 '; 
-- Internal signals 
IDF_ cnt(7 downto 0) <= (others 
addr_cnt(23 downto 0) <= (others 
dw cnt(2 downto 0) <= (others 
song_cnt(9 downto 0) <= (others 
update cnt(5 downto 0) <= (others 
delta time(27 downto 0) <= (others 
data_int(31 downto 0) <= (others 
reg_cnt (5 downto 0) <= (others 
change_song_location <= ' 0 '; 
time marker encountered <= ' 0 '; 
- -
display_time_marker <= ' 0 '; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
current time marker(9 downto 0) <= (others=> ' 0 ' ) ; 
- -
elsif (sys_clk ' event and sys_clk = ' 1 ' ) then 
CURRENT STATE <= NEXT STATE ; 
case CURRENT STATE is 
when WAIT FOR CMD => 
Copy_IDFs done int <= ' 0 '; 
Process Events done int <= ' 0 '; 
BRAM we04 int <= ' 0 '; 
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BRAM_weS_int <= 1 0 1 ; 
SDRAM_read_ int <= 1 0 1 ; 
End Of Data Reached int <= 1 0 1 ; 
Change_Song_Location_done int <= 1 0 1 ; 
display_time_marker <= 1 0 1 ; 
IDF_cnt(7 downto 0) <= x " 80 "; 
if ((Forward= 1 1 1 ) or (Reverse= 1 1 1 ) or 
(Next_Song = 1 1 1 ) or (Previous_Song 
change_song_location <= 1 1 1 ; 
else 
change song_location <= 1 0 1 ; 
end if; 
if (Copy_IDFs_To_BRAM = 1 1 1 ) then 
addr_cnt(23 downto 0) <= x " 006000 "; 
end if ; 
-------- Copy IDF 1 s to BRAM 
when COPY DATA 0 => 
time marker encountered<= 1 0 1 ; 
- -
selO int(l downto 0) <= " 01 "; 
sell int <= 1 1 1 ; 
sel2_int <= 1 1 1 ; 
sel3 int <= 1 1 1 ; 
sel4 int(l downto 0) <= " 01 "; 
selS int <= 1 1 1 ; 
se16 int <= 1 1 1 ; 
sel7 int <= 1 1 1 ; 
sel8 int <= 1 1 1 ; 
1 1 1 )) then 
SDRAM_addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
SDRAM read int <= 1 1 1 ; 
- -
delta_time(27 downto 0) <= (others=> 1 0 1 ) ; 
if (SDRAM_done = 1 1 1 ) then 
addr_cnt(23 downto 0) <= addr cnt(23 downto 0) + 1 1 1 ; 
end if ; 
when COPY DATA 1 => 
SDRAM_addr_int(23 downto 0) <= addr cnt(23 downto 0) ; 
dw_cnt(2 downto 0) <= " 000 "; 
if (SDRAM_done = 1 1 1 ) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + 1 1 1 ; 
end if ; 
when COPY DATA Xl => 
SDRAM_ addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
BRAM we04 int <= 1 0 1 ; 
BRAM weS int <= 1 0 1 ; 
when COPY DATA X2 => 
case dw_cnt(2 downto 0) is 
when " 000 " => 
sdataO int(35 downto 4) <= SDRAM data(31 downto 0) ; 
when " 001 " => 
sdata0_int(3 downto 0) <= SDRAM_data(31 downto 28) ; 
sdatal_int(19 downto 0) <= SDRAM_data(27 downto 8) ; 
sdata2 int(23 downto 16) <= SDRAM_data(7 downto 0) ; 
when " 010 " => 
sdata2_int(15 downto 0) <= SDRAM_data(31 downto 16) ; 
sdata3 int(23 downto 8) <= SDRAM_data(lS downto 0) ; 
when " 011 " => 
sdata3_int(7 downto 0) <= SDRAM_data(31 downto 24) ; 
sdata4 int(l4 downto 0) <= SDRAM_data(23 downto 9) ; 
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sdata5 int(6 down to 0) <= SDRAM_data(8 down to 2) ; 
-
sdata6 int(6 down to 5) <= SDRAM_data(l down to 0) ; 
-
when " 100 " => 
sdata6 int(4 down to 0) <= SDRAM_data(31 down to 27) ; 
-
sdata7 int(7 down to 0) <= SDRAM:_data(26 down to 19) ; 
-
sdata8 int(7 down to 0) <= SDRAM_data(l8 down to 11) ; 
-
sdata9 int(lO down to 0) <= SDRAM_data(lO down to 0) ; 
when others => 
BRAM_din5 int(31 downto 0) <= SDRAM_data(31 downto 0) ; 
end case ; 
dw_cnt(2 downto 0) <= dw_cnt(2 downto 0) + ' 1 '; 
when COPY DATA X3 => 
if (dw_cnt(2 downto 0) = " 110 " ) then 
dw_cnt(2 downto 0) <= " 000 "; 
BRAM we04 int <= ' 1 '; 
BRAM we5 int <= ' 1 '; 
BRAM_addr04_int(7 downto 0) <= IDF_cnt(7 downto 0) ; 
BRAM_addr5 int(7 downto 0) <= IDF_cnt(7 downto 0) ; 
IDF_cnt(7 downto 0) <= IDF_cnt(7 downto 0) + ' 1 '; 
else 
BRAM we04 int <= ' 0 '; 
BRAM weS int <= ' 0 '; 
end if ; 
if (addr_cnt(23 downto 0) /= x " 006301 " ) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + ' 1 '; 
end if ; 
when WAIT FOR COPY ACK => 
SDRAM read int <= ' 0 '; 
- -
BRAM we04 int <= ' 0 '; 
BRAM weS int <= ' 0 '; 
Copy_IDFs_done int <= ' 1 '; 
song_cnt(9 downto 0) <= " 0000000000 "; 
addr_cnt(23 downto 0) <= x " 800000 "; 
------- - Read Events 
when CHECK DELTA TIME => 
time marker encountered<= ' 0 '; 
- -
update_cnt(S downto 0) <= " 000000 "; 
if (delta_time(27 downto 0) /= 0) then 
delta time(27 downto 0) <= delta_time(27 downto 0) - ' 1 '; 
end if; 
when DATA 0 => 
SDRAM addr int(23 downto 0) <= addr_cnt(23 downto 0) ; 
SDRAM read int <= ' 1 '; 
- -
if (SDRAM_done = ' 1 ' ) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + ' 1 '; 
end if ; 
when DATA 1 => 
SDRAM addr int(23 downto 0) <= addr_cnt(23 downto 0) ; 
if (SDRAM_done = ' 1 ' ) then 
addr cnt(23 downto 0) <= addr cnt(23 downto 0) + ' 1 '; 
end if ; 
when DATA 2 => 
SDRAM addr int(23 downto 0) <= addr cnt(23 downto 0) ; 
when READ DATA => 
selO_int(l downto 0) <= " 00 "; 
sell int <= ' 0 '; 
sel2 int <= ' 0 '; 
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sel3 int <= 1 0 1 ; 
sel4 int(1 downto 0) <= " 00 "; 
se15 int <= I 0 I i 
sel6 int <= I 0 I i 
sel7 int <= I 0 I i 
sel8 int <= I 0 I i 
-
data int(31 down to 0) <= SDRAM_ data(31 downto 0) ; 
BRAM we04 int <= I 0 I i 
-
BRAM we5 int <= 1 0 1 ; 
BRAM_addr04_int(7 downto 5) <= " 000 "; 
BRAM_addr04_int(4 downto 0) <= SDRAM_data(27 downto 23) ; 
event_flag_ addr_int(5) <= 1 0 1 ; 
event f1ag_ addr_int(4 downto 0) <= SDRAM_data(27 downto 23) ; 
flag_in_int <= 1 0 1 ; 
flag_write int <= 1 0 1 ; 
case SDRAM_ data(31 downto 28) is 
when " 000 1" I " 0110 " I " 0111 " => 
addr cnt(23 downto 0) <= addr_cnt(23 downto 0) - 1 1 1 ; 
when " 0010 " I " 0011 " I " 0100 " I " 0101 " I " 1000 " => 
addr_cnt(23 downto 0) <= addr cnt(23 downto 0) + 1 1 1 ; 
when others => 
null ; 
end case ; 
-------- Note Off Event 
when NOTE OFF 2 => 
BRAM we04 int <= 1 1 1 ; 
- -
BRAM_addr04_int(5) <= 1 1 1 ; 
sdata4_int(14 downto 0) <= (others=> 1 0 1 ) ; 
sdata5_int(6 downto 0) <= (others=> 1 0 1 ) ; 
event flag_addr_int(5) <= 1 1 1 ; 
flag_in_int <= flag_out ; 
flag_write int <= 1 0 1 ; 
when NOTE OFF 3 => 
sel4 int(1 downto 0) <= " 01 "; 
sel5 int <= 1 1 1 ; 
BRAM_addr04_int(5) <= 1 0 1 ; 
SDRAM_addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
flag_write_int <= 1 1 1 ; 
-------- Note On Event 
when NOTE ON 2 => 
BRAM_addr04_int(7) <= 1 1 1 ; 
BRAM_addr04_int(6 downto 0) <=data int(15 downto 9) ; 
BRAM_addr5_int(7) <= 1 1 1 ; 
BRAM_addr5_ int(6 downto 0) <= data_int(15 downto 9) ; 
if (UNSIGNED(data int(15 downto 8)) <= 174) then 
flag_in int <= 1 0 1 ; 
else 
flag_in_int <= 1 1 1 ; 
end if ; 
flag_write int <= 1 0 1 ; 
when NOTE ON 3 => 
SDRAM_addr_ int(23 downto 0) <= addr_cnt(23 downto 0) ; 
flag_write_int <= 1 1 1 ; 
when NOTE ON 4 => 
sdataO int(11 downto 0) <= (others=> 1 0 1 ) ; 
sdata4_int(7 downto 0) <= (others=> 1 0 1 ) ; 
sdata5 int(6 downto 0) <=data int(6 downto 0) ; 
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sdata6_int(6 downto 0) <= " 0111111 "; 
BRAM_addr5_int(7) <= 1 0 1 ; 
if (data_int(8) = 1 0 1 ) then 
sdata0_int(35 downto 12) <= BRAM_dout0(31 downto 8) ; 
sdata2_int(23 downto 8) <= BRAM_doutl(l5 downto 0) ; 
sdata2_int(7 downto 0) <= BRAM_dout2(31 downto 24) ; 
sdata3_int(23 downto 16) <= BRAM_dout0(7 downto 0) ; 
sdata3_int(l5 downto 0) <= BRAM_doutl(31 downto 16) ; 
if (BRAM_dout2(15 downto 8) = 0) then 
sdata4 int(l4 downto 8) <= data_int(6 downto 0) ; 
else 
sdata4 int(l4 downto 8) <= (others=> 1 0 1 ) ; 
end if ; 
sdata7_int(7 downto 0) <= BRAM_dout2(15 downto 8) ; 
sdata8_int(7 downto 0) <= BRAM_dout2(7 downto 0) ; 
BRAM_addr5 int(6 downto 0) <= (data_int(22 downto 16) + 
" 1000000 " ) - BRAM_dout2(22 downto 16) ; 
else 
sdataO int(35 down to 12) <= BRAM_dout3(31 down to 8) ; 
sdata2 int(23 down to 8) <= BRAM_dout4(15 down to 0) ; 
-
sdata2 int(7 down to 0) <= BRAM_dout5(31 down to 24) ; 
-
sdata3 int(23 down to 16) <= BRAM_dout3(7 down to 0) ; 
-
sdata3 int(l5 down to 0) <= BRAM_dout4(31 down to 16) ; 
-
if (BRAM_dout5 (15 down to 8) = 0) then 
sdata4 int(l4 down to 8) <= data int(6 down to 0) ; 
else 
sdata4 int(l4 down to 8) <= (others => I 0 I ) ; 
end if ; 
sdata7_int(7 downto 0) <= BRAM_dout5(15 downto 8) ; 
sdata8_int(7 downto 0) <= BRAM_dout5(7 downto 0) ; 
BRAM_addr5 int(6 downto 0) <= (data_int(22 downto 16) + 
" 1000000 " ) - BRAM_dout5(22 downto 16) ; 
end if ; 
addr cnt(23 downto 0) <= addr_cnt(23 downto 0) + 1 1 1 ; 
flag_write_int <= 1 0 1 ; 
when NOTE ON 5 => 
BRAM addr04 int(7 downto 5) <= " 000 "; 
- -
BRAM_addr04_int(4 downto 0) <= data_int(27 downto 23) ; 
when NOTE ON 6 => 
sdatal_int(l9 downto 0) <= BRAM_dout5(19 downto 0) ; 
SDRAM_addr_int(23 downto 0) <= addr cnt(23 downto 0) ; 
when NOTE ON 7 => 
selO int(l downto 0) <= " 01 "; 
sell int <= 1 1 1 ; 
sel2 int <= 1 1 1 ; 
sel3 int <= 1 1 1 ; 
sel4_int(l downto 0) <= " 01 "; 
sel5 int <= 1 1 1 ; 
sel6 int <= 1 1 1 ; 
sel7 int <= 1 1 1 ; 
sel8 int <= 1 1 1 ; 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + 1 1 1 ; 
when NOTE ON 8 => 
null ; 
when NOTE ON 9 => 
BRAM we04 int <= 1 1 1 ; 
- -
SDRAM addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
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-------- Other Event 
when OTHER 2 => 
. case data int(30 downto 28) is 
when " 100 " => -- pan 
sdata6_int(6 downt o 0) <=data int(22 downto 16) ; 
sel6 int <= ' 1 '; 
when " 101 " => -- pitch bend 
sdatal int(l9 downto 0) <= data_int(l9 downto 0) ; 
sell int <= ' 1 '; 
when " 011 " => -- key pressure change 
sdata4 int(l4 downto 8) <=data int(22 downto 16) ; 
sdata4_int(7 downto 0) <= x " OO "; 
sdata5 int(6 downto 0) <= data_int(22 downto 16) ; 
sel4 int(l downto 0) <= " 01 "; 
sel5 int <= ' 1 '; 
when others => -- time marker 
display_time_marker <= ' 1 '; 
current time_marker(9 downto 0) <= 
data int(25 downto 16) ; 
end case ; 
when OTHER 3 => 
BRAM we04 int <= ' 1 '; 
display_time_marker <= ' 0 '; 
SDRAM_addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
-------- Process Delta Time 
when SET DELTA TIME => 
SDRAM_read_int <= ' 0 '; 
delta_time(27 downto 0) <=data int(27 downto 0) ; 




BRAM_we04_int <= ' 0 '; 
BRAM_addr04_int(7 downto 6) <= " 00 "; 
BRAM_addr04 int(5 downto 0) <=update cnt(S downto 0) ; 
if ((Forward= ' 1 ' ) or (Reverse= ' 1 ' ) or 
(Next_Song = ' 1 ' ) or (Previous Song= ' 1 ' )) then 
change song_locat i on <= ' 1 '; 
sdata4_int(l4 downto 0) <= (others=> ' 0 ' ) ; 
sdata5 int(6 downto 0) <= (others=> ' 0 ' ) ; 
sel4 int(l downto 0) <= " 01 "; 
sel5 int <= ' 1 '; 
else 
selO int(l down to 0) <= " 10 "; 
-
sel4 int(l down to 0) <= " 10 "; 
end if ; 
UPDATE ADDR 2 => 
null ; 
UPDATE ADDR 3 => 
null ; 
UPDATE ADDR 4 => 
BRAM we04 int <= ' 1 '; 
- -
update cnt(S downto 0) <=update cnt(5 downto 0) + ' 1 '; 
-------- End of Song or Data 
when END OF SONG => 
song_ cnt(9 downto 0) <=data int(9 downto 0) ; 
when END OF DATA => 
End Of Data Reached int <= ' 1 '; 
- - - -
addr_cnt(23 downto 0) <= x " 800000 "; 
song cnt(9 downto 0) <= " 0000000000 "; 
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when WAIT FOR ACK => 
BRAM we04 int <= ' 0 '; 
Process Events done int <= ' 1 '; 
SDRAM_read_int <= ' 0 '; 
-------- Change Song Location 
when CHGPOS DATA 0 => 
SDRAM_addr_int(23 downto 0) <= addr cnt(23 downto 0) ; 
SDRAM_read_int <= ' 1 '; 
if (SDRAM_done = ' 1 ' ) then 
if ((Forward= ' 1 ' ) or (Next Song= ' 1 ' )) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + ' 1 '; 
else 
addr cnt(23 downto 0) <= addr_cnt(23 downto 0) - ' 1 '; 
end if ; 
end if ; 
when CHGPOS DATA l => 
SDRAM_addr_int(23 downto 0) <= addr_cnt(23 downto 0) ; 
if (SDRAM_done = ' 1 ' ) then 
if ((Forward= ' 1 ' ) or (Next Song= ' 1 ' )) then 
addr cnt(23 downto 0) <= addr_cnt(23 downto 0) + ' 1 '; 
else 
addr_ cnt(23 downto 0) <= addr cnt(23 downto 0) - ' 1 '; 
end if ; 
end if ; 
when CHGPOS DATA X1 => 
SDRAM_addr_int(23 downto 0) <= addr cnt(23 downto 0) ; 
when CHGPOS DATA X2 => 
if (SDRAM data(31 downto 28) = " 1000 " ) then 
if ((Forward= ' 1 ' ) or (Reverse= ' 1 ' ) or 
(Previous_Song = ' 1 ' )) then 
current_time_marker(9 downto 0) <= 
SDRAM_data(25 downto 16) ; 
end if ; 
if (Forward= ' 1 ' ) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + ' 1 '; 
elsif ((Reverse= ' 1 ' ) or (Previous Song= ' 1 ' )) then 
addr cnt(23 downto 0) <= addr_cnt(23 downto 0) - ' 1 '; 
end if ; 
end if ; 
if ((SDRAM_data(31 downto 28) = " 0111 " ) or 
(SDRAM data(31 downto 28) = " 1000 " )) then 
song_cnt(9 downto 0) <= SDRAM_data(9 downto 0) ; 
end if ; 
if (SDRAM_data(31 downto 28) = " 0000 " ) then 
End Of Data Reached int <= ' 1 '; 
end if ; 
when CHGPOS DATA X3 => 
if .( (Forward= ' 1 ' ) or (Next_Song = ' 1 ' )) then 
addr cnt(23 downto 0) <= addr cnt(23 downto 0) + ' 1 '; 
else 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) - ' 1 '; 
end if ; 
when END OF SONG FOUND => 
if ( (Previous_Song = ' l ' ) or (Reverse= ' 1 ' )) then 
addr_cnt(23 downto 0) <= addr cnt(23 downto 0) - ' 1 '; 
else 
addr cnt(23 downto 0) <= addr cnt(23 downto 0) + ' 1 '; 
188 
end if ; 
when START ADDR => 
sdata4_int(14 downto 0) <= (others=> 1 0 1 ) ; 
sdata5_ int(6 downto 0) <= (others=> 1 0 1 ) ; 
sel4 int(1 downto 0) <= " 01 "; 
sel5_int <= 1 1 1 ; 
reg_ cnt(5 downto 0) <= (others=> 1 0 1 ) ; 
addr_cnt(23 downto 0) <= x " 800000 "; 
song_cnt(9 downto 0) <= " 0000000000 "; 
when TIME MARKER FOUND => 
if (Previous Song = 1 1 1 ) then 
display_time_marker <= 1 0 1 ; 
else 
display_time_marker <= 1 1 1 ; 
end if ; 
if ((Reve r se= 1 1 1 ) or (Previous Song 
time marker encountered<= 1 1 1 ; 
end if ; 
when ADDR CNT 1 => 
1 1 1 )) then 
if ( (Previous_Song = 1 1 1 ) or (Reverse= 1 1 1 )) then 
addr_cnt(23 downto 0) <= addr cnt(23 downto 0) + 1 1 1 ; 
else 
addr_cnt(23 downto 0) <= addr cnt(23 downto 0) - 1 1 1 ; 
end if ; 
when ADDR CNT 2 => 
sdata4_ int(14 downto 0) <= (others=> 1 0 1 ) ; 
sdata5_int(6 downto 0) <= (others=> 1 0 1 ) ; 
sel4 int(1 downto 0) <= " 01 "; 
sel5 int <= 1 1 1 ; 
reg_ cnt(5 downto 0) <= (others=> 1 0 1 ) ; 
if ((Previous_Song = 1 1 1 ) or (Reverse= 1 1 1 )) then 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) + 1 1 1 ; 
else 
addr_cnt(23 downto 0) <= addr_cnt(23 downto 0) - 1 1 1 ; 
end if ; 
when RESET NOTE REG 1 => 
BRAM_addr04 int(7 downto 0) <= " 00 " & reg_cnt(5 downto 0) ; 
BRAM we04 int <= 1 1 1 ; 
- -
when RESET NOTE REG 2 => 
BRAM we04 int <= 1 1 1 ; 
- -
reg_cnt(5 downto 0) <= reg_cnt(5 downto 0) + 1 1 1 ; 
when WAIT FOR CHNG ACK => 
BRAM we04 int <= 1 0 1 ; 
- -
Change_Song_Location done int <= 1 1 1 ; 
change_song_location <= 1 0 1 ; 
when others => 
null ; 
end case ; 
end if ; 
end process Clocked Decoder Proc ; 
Next State_Decoder_Proc : process(CURRENT STATE , change_song_location , 
Copy_ IDFs_To_BRAM , Process_Events , SDRAM_done , addr_cnt , 
delta_time , SDRAM_data , update cnt , Previous Song , 
begin 
Forward , Reverse , Next_ Song , Change_Loc_Ok , 
time_marker_encountered) 
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case CURRENT STATE is 
when WAIT FOR CMD => 
if ((change song_location = 1 1 1 ) and (Change Loc Ok 
NEXT_STATE <= CHGPOS DATA_O ; 
elsif (Copy_IDFs_To_BRAM = 1 1 1 ) then 
NEXT STATE <= COPY DATA 0 ; 
- -
elsif (Process_Events = 1 1 1 ) then 
NEXT STATE <= CHECK DELTA TIME ; 
- -
else 
NEXT STATE <= WAIT FOR_CMD ; 
end if ; 
-------- Copy IDF 1 s to BRAM 
when COPY DATA 0 => 
if (SDRAM_done = 1 1 1 ) then 
NEXT STATE <= COPY DATA 1 ; 
else 
NEXT STATE <= COPY DATA 0 ; 
end if ; 
when COPY DATA 1 => 
- -
if (SDRAM_done 1 1 1 ) then 
NEXT STATE <= COPY DATA X1 ; 
else 
NEXT STATE <= COPY_DATA_1 ; 
end if ; 
when COPY DATA X1 => 
- -
NEXT STATE <= COPY DATA_X2 ; 
when COPY DATA X2 => 
- -
NEXT STATE <= COPY DATA X3 ; 
- -
when COPY DATA X3 => 
if (addr_ cnt(23 downto 0) = x " 006301 " ) then 
NEXT STATE <= WAIT FOR COPY ACK ; 
- -
else 
NEXT STATE <= COPY_DATA_X1 ; 
end if ; 
when WAIT FOR COPY ACK => 
if (Copy IDFs To BRAM = 1 0 1 ) then 
NEXT STATE <= WAIT FOR_CMD ; 
else 
NEXT STATE <= WAIT FOR COPY ACK ; 
end if ; 
-------- Read Events 
when CHECK DELTA TIME => 
if (delta_time(27 downto 0) 
NEXT STATE <= DATA 0 ; 
else 
0) then 
NEXT STATE <= UPDATE ADDR 1 ; 
end if ; 
when DATA 0 => 
if (SDRAM_done = 1 1 1 ) then 
NEXT STATE <= DATA_1 ; 
else 
NEXT STATE <= DATA 0 ; 
end if ; 
when DATA 1 => 
if (SDRAM_done = 1 1 1 ) then 
NEXT STATE <= DATA 2 ; 
else 
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1 l 1 )) then 
NEXT STATE <= DATA 1 ; 
end if ; 
when DATA 2 => 
NEXT STATE <= READ DATA ; 
when READ DATA => 
case SDRAM_data(31 downto 28) is 
when " 0001 " => 
NEXT STATE <= NOTE ON 2 ; 
when " 0010 " => 
NEXT STATE <= NOTE OFF 2 ; 
when " 0011 " I " 0100 " I " 0101 " I " 1000 " => 
NEXT STATE <= OTHER 2 ; 
when " 0110 " => 
NEXT STATE <= SET DELTA TIME ; 
-
when " 0111 " => 
NEXT STATE <= END OF SONG ; 
-
when others => 
NEXT STATE <= END OF 
end case ; 
-------- Note Off Event 
when NOTE OFF 2 => 
-
NEXT STATE <= NOTE OFF 3 ; 
when NOTE OFF 3 => 
NEXT STATE <= READ DATA ; 
- -
-------- Note On Event 
when NOTE ON 2 => 
- -
NEXT STATE <= NOTE ON 3 ; 
- -
when NOTE ON 3 => 
- -
NEXT STATE <= NOTE ON 4 ; 
- -
when NOTE ON 4 => 
- -
NEXT STATE <= NOTE ON 5 ; 
-
-
when NOTE ON 5 => 
- -
NEXT STATE <= NOTE ON 6 ; 
- -
when NOTE ON 6 => 
- -
NEXT STATE <= NOTE ON 7 ; 
- -
when NOTE ON 7 => 
- -
NEXT STATE <= NOTE ON 8 ; 
- -
when NOTE ON 8 => 
- -
NEXT STATE <= NOTE ON 9 ; 
- -
when NOTE ON 9 => 
-
-
NEXT STATE <= READ DATA ; 
------ - - Other Event 
when OTHER 2 => 
-
NEXT STATE <= OTHER 3 ; 
when OTHER 3 => 
NEXT STATE <= READ DATA ; 
-------- Process Delta Time 
when SET DELTA TIME => 
- -
DATA; 
NEXT STATE <= UPDATE ADDR 1 ; 
when UPDATE ADDR 1 => 
- -
NEXT STATE <= UPDATE_ADDR_2 ; 
when UPDATE ADDR 2 => 
- -
NEXT STATE <= UPDATE ADDR 3 ; 
- -
when UPDATE ADDR 3 => 
- -
NEXT STATE <= UPDATE ADDR 4 ; 
- -
when UPDATE ADDR 4 => 
if (update_ cnt(5 downto 0) = 63) then 
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NEXT STATE <= WAIT FOR ACK ; 
else 
NEXT STATE <= UPDATE_ADDR_l ; 
end if ; 
----- - -- End of Song or Data 
when END OF SONG => 
NEXT_STATE <= WAIT_FOR_ACK ; 
when END OF DATA => 
NEXT_STATE <= WAIT FOR_ACK; 
when WAIT FOR ACK => 
if (Process_Events = ' 0 ' ) then 
NEXT STATE <= WAIT FOR_CMD ; 
else 
NEXT STATE <= WAIT FOR ACK ; 
end if ; 
-------- Change Song Location 
when CHGPOS DATA 0 => 
if (SDRAM done= ' 1 ' ) then 
NEXT STATE <= CHGPOS DATA 1 ; 
else 
NEXT STATE <= CHGPOS DATA 0 ; 
end if ; 
when CHGPOS DATA 1 => 
if (SDRAM_done = ' 1 ' ) then 
NEXT STATE <= CHGPOS DATA Xl ; 
else 
NEXT STATE <= CHGPOS DATA 1 ; 
end if ; 
when CHGPOS DATA Xl => 
- -
NEXT STATE <= CHGPOS DATA X2 ; 
when CHGPOS DATA X2 => 
Address has reached the beginning 
if (addr_cnt(23 downto 0) <= x '' 800000 " ) then 
NEXT STATE <= START ADDR ; 
else 
case SDRAM data(31 downto 28) is 
when " 0000 " => -- End of data reached 
NEXT STATE <= START ADDR ; 
when " 0111 " => -- End of song 
NEXT STATE <= END OF SONG FOUND ; 
when " 1000 " => -- Time marker found 
if ((Forward= ' 1 ' ) or (Reverse= ' 1 ' ) or 
(Previous Song= ' 1 ' )) then 
NEXT STATE <= TIME MARKER FOUND ; 
- -
else 
NEXT STATE <= CHGPOS DATA X3 ; 
end if ; 
when others => 
NEXT STATE <= CHGPOS DATA_X3 ; 
end case ; 
end if ; 
when CHGPOS DATA X3 => 
NEXT STATE <= CHGPOS DATA Xl ; 
when END OF SONG FOUND => 
if ((Previous_Song = ' 1 ' ) and 
(time_marker_encountered ' 0 ' )) then 
NEXT STATE <= CHGPOS DATA Xl ; 
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else 
NEXT STATE <= ADDR CNT 1 ; 
end if ; 
when START ADDR => 
NEXT STATE <= RESET_NOTE_ REG_l ; 
when TIME MARKER FOUND => 
if (Previous Song= ' 1 ' ) then 
NEXT STATE <= CHGPOS DATA_Xl ; 
else 
NEXT STATE <= ADDR_CNT 1 ; 
end if ; 
when ADDR CNT 1 => 
NEXT STATE <= ADDR_CNT 2 ; 
when ADDR CNT 2 => 
NEXT STATE <= RESET NOTE REG 1 ; 
when RESET NOTE REG 1 => 
- - -
NEXT_STATE <= RESET_NOTE_REG_2 ; 
when RESET NOTE REG 2 => 
if (reg_cnt (5 downto 0) = " 111111 " ) then 
NEXT STATE <= WAIT FOR CHNG ACK ; 
- -
else 
NEXT STATE <= RESET NOTE REG 1 ; 
- - -
end if ; 
when WAIT FOR CHNG ACK => 
if ((Forward= ' 0 ' ) and (Reverse= ' 0 ' ) and 
(Next_Song = ' 0 ' ) and (Previous_Song 
NEXT STATE <= WAIT FOR CMD ; 
else 
NEXT STATE <= WAIT FOR CHNG ACK ; 
end if ; 
when others => 
NEXT STATE <= WAIT FOR CMD ; 
end case ; 
end process Next State Decoder_Proc ; 
-- Assign Outputs 
-- Output data 
sdata0(35 down to 0) <= sdataO int(35 
sdatal(l9 down to 0) <= sdatal int(l9 
-
sdata2(23 down to 0) <= sdata2 int(23 
-
sdata3(23 down to 0) <= sdata3 int(23 
-
sdata4(14 down to 0) <= sdata4 int(l4 
-
sdata5(6 down to 0) <= sdata5 int(6 
-
sdata6(6 down to 0) <= sdata6 int(6 
-
sdata7(7 down to 0) <= sdata7 int· (7 
-
sdata8(7 down to 0) <= sdata8 int(7 
-





















BRAM_din5(31 down to 0) <= BRAM dinS int(31 down to 0) ; 
-- Control signals 
End Of Data Reached <= End Of Data Reached int ; 
- - - - - - -
Copy_IDFs_done <= Copy_ IDFs_done_int ; 
Process Events done <= Process Events done int ; 
- - - - -
' 0 ' )) then 
Change Song_Location_done <= Change Song_Location_done int ; 
-- Block RAM signals 
BRAM_addr04(7 downto 0) <= BRAM_ addr04 int(7 downto 0) ; 
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BRAM_addr5(7 downto 0) <= BRAM_addrS int(7 downto 0) ; 
BRAM we04 <= BRAM we04 int ; 
BRAM weS <= BRAM weS int ; 
-- SDRAM controller signals 
SDRAM_addr(23 downto 0) <= SDRAM_addr int(23 downto 0) ; 
SDRAM_read <= SDRAM_read_int ; 
- - Select signals 
selO(l downto 0) <= selO int(l downto 0) ; 
sell <= sell int ; 
sel2 <= sel2 int ; 
sel3 <= sel3 int ; 
sel4(1 downto 0) <= sel4 int(1 downto 0) ; 
selS <= selS_int ; 
sel6 <= sel6 int ; 
sel7 <= sel7_int ; 
sel8 <= sel8 int; 
-- Flag signals 
event_flag_addr(S downto 0) <=event flag_addr_int(S downto 0) ; 
f1ag_in <= flag_in_int ; 
flag_write <= flag_write int ; 
-- Current song number 
Song_Number(9 downto 0) <= song_cnt(9 downto 0) when 
(TIME_MARKER_DISP_STATE = ' 0 ' ) else 
current_time_marker(9 downto 0) ; 
-- Signal for indicating if the note is numbers 0- 31 (0) or 32 - 63 (1) 
Note_Type <= BRAM addr04 int(S) ; 
END Event Decoder Arch ; 
G.18 Event_ Processor (Structure File Generated by HDL Designer for 
Schematic) 
Author : Ryan Makos 
Date 4/2004 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor 
This file was generated for the Event Processor schematic by HDL Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_1 164 . all; 
USE ieee . std_logic_arith . all; 
USE ieee.std_logic_unsigned . all ; 








std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (31 DOWN TO 0) ; 
std_logic_vector (31 DOWN TO 0) ; 
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BRAM dout3 IN std logic_vector (31 DOWN TO 0) ; 
-
BRAM dout4 IN std _logic_vector ( 31 DOWN TO 0) ; 
BRAM dout5 IN std logic_vector (31 DOWNTO 0) ; 
-
Change Loc Ok IN std_logic ; 
- -
Copy IDFs To BRAM IN std logic ; 
- - -
Forward IN std logic ; 
-
Next Song IN std logic ; 
-
Previous Song IN std logic ; 
-
Process Events IN std_logic ; 
Reverse IN std logic ; 
-
SDRAM data IN std _logic_vector (31 DOWN TO 0) ; 
SDRAM done IN std logic ; 
-
flag_ out IN std logic ; 
-
reset IN std_logic ; 
sys elk IN std logic ; 
- -
BRAM addr04 OUT std_logic_vector (7 DOWNTO 0) ; 
BRAM addr5 OUT std logic_vector (7 DOWN TO 0) ; 
-
BRAM dinO OUT std_logic_vector (31 DOWNTO 0) ; 
BRAM din1 OUT std _logic_vector (31 DOWNTO 0) ; 
BRAM din2 OUT std logic_vector (31 DOWN TO 0) ; 
-
BRAM din3 OUT std logic_vector (31 DOWN TO 0) ; 
-
BRAM din4 OUT std_logic_vector (31 DOWN TO 0) ; 
BRAM dinS OUT std logic_vector (31 DOWN TO 0) ; 
-
BRAM we04 OUT std logic ; 
-
BRAM we5 OUT std_logic ; 
Change Song Location done OUT std logic ; 
-
Copy IDFs done OUT std logic ; 
- - -
End Of Data Reached OUT std logic ; 
-
Process Events done OUT std logic ; 
-
-
SDRAM addr OUT std logic_vector (23 DOWN TO 0) ; 
-
SDRAM read OUT std _logic ; 
Song_ Number OUT std logic_vector (9 DOWN TO 0) ; 
-
event flag_addr OUT std logic_vector (5 DOWN TO 0) ; 
- -
flag in OUT std_logic ; 
-
flag_ write OUT std logic 
-) ; 
END Event Processor 
VHDL Architecture FPGA 2 . Event Processor . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_l ogic_arith . all ; 
USE ieee . std_logic unsigned . all ; 
LIBRARY FPGA 2 ; 
ARCHITECTURE struct OF Event Processor IS 
Architecture declarations 









DOWNTO 0) ; 
DOWNTO 0) ; 
SIGNAL ndata2 std logic_vector(23 DOWN TO 0) ; 
-
SIGNAL ndata3 std logic_vector(23 DOWN TO 0) ; 
-
SIGNAL ndata4 std_logic_vector(l4 DOWN TO 0) ; 
SIGNAL ndata5 std logic_vector(6 DOWN TO 0) ; 
-
SIGNAL ndata6 std logic_vector(6 DOWN TO 0) ; 
SIGNAL ndata7 std_logic_vector(7 DOWN TO 0) ; 
SIGNAL ndata8 std logic_vector(7 DOWN TO 0) ; 
-
SIGNAL nndata4 std logic_vector(l4 DOWN TO 0) ; 
-
SIGNAL nndata5 std logic_vector(6 DOWN TO 0) ; 
-
SIGNAL pdataO std_logic_vector(35 DOWN TO 0) ; 
SIGNAL pdatal std 
-
logic_vector(l9 DOWN TO 0) ; 
SIGNAL pdata2 std_logic_vector(23 DOWN TO 0) ; 
SIGNAL pdata3 std logic_vector(23 DOWN TO 0) ; 
SIGNAL pdata4 std logic_vector(l4 DOWN TO 0) ; 
SIGNAL pdata5 std_logic_vector(6 DOWN TO 0) ; 
SIGNAL pdata6 std_logic_vector(6 DOWN TO 0) ; 
SIGNAL pdata7 std logic_vector(7 DOWN TO 0) ; 
SIGNAL pdata8 std_logic_vector(7 DOWN TO 0) ; 
SIGNAL sdataO std logic_vector(35 DOWN TO 0) ; 
-
SIGNAL sdatal std logic_vector(l9 DOWN TO 0) ; 
SIGNAL sdata2 std_logic_vector(23 DOWN TO 0) ; 
SIGNAL sdata3 std logic_vector(23 DOWN TO 0) ; 
-
SIGNAL sdata4 std_logic_vector(l4 DOWN TO 0) ; 
SIGNAL sdata5 std logic_vector(6 DOWN TO 0) ; 
SIGNAL sdata6 std logic_vector(6 DOWN TO 0) ; 
SIGNAL sdata7 std_logic_vector(7 DOWN TO 0) ; 
SIGNAL sdata8 std_logic_vector(7 DOWN TO 0) ; 
SIGNAL sdata9 std logic_vector(lO DOWN TO 0) ; 
SIGNAL selO std_logic_vector(l DOWN TO 0) ; 
SIGNAL sell std logic ; 
-
SIGNAL sel2 std logic ; 
-
SIGNAL sel3 std logic ; 
-
SIGNAL sel4 std logic_vector(l DOWN TO 0) ; 
-
SIGNAL sel5 std logic ; 
-
SIGNAL sel6 std logic ; 
-
SIGNAL sel7 std logic ; 
-
SIGNAL sel8 std logic ; 
SIGNAL zero out sel std logic ; 
-
-- Component Declarations 
COMPONENT Addr Inc 
PORT ( 
pdatal IN std_logic_vector ( 19 DOWN TO 0) ; 
sdatal IN std_logic_vector ( 19 DOWN TO 0) ; 
sell IN std_logic ; 
ndatal OUT std_logic_vector ( 19 DOWNTO 0) 
) ; 
END COMPONENT ; 
COMPONENT Attack Vol Inc 
PORT ( 
pdata7 IN std_logic vector (7 DOWNTO 0) ; 
sdata7 IN std_logic_vector (7 DOWN TO 0) ; 
sel7 IN std_ logic ; 
ndata7 OUT std_logic_vector (7 DOWNTO 0) 
) ; 
END COMPONENT ; 
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IN std_logic_vector (35 DOWN TO 0) ; 
IN std_logic_vector ( 19 DOWN TO 0) ; 
IN std_logic_ vector (23 DOWN TO 0) ; 
IN std_logic_vector (23 DOWN TO 0) ; 
IN std_logic_vector (35 DOWN TO 0) ; 
IN std_logic_vector ( 1 DOWN TO 0) ; 
OUT std logic_ vector (35 DOWN TO 0) ; 
zero out sel 
) ; 












END COMPONENT ; 













std_logic_vector (14 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (14 DOWNTO 0) ; 
std_logic_vector (1 DOWNTO 0) ; 
std_logic_vector (14 DOWNTO 0) 
std_logic_vector (23 DOWN TO 0) ; 
std_logic_vector (23 DOWN TO 0) ; 
std_logic ; 
std_logic_vector (23 DOWN TO 0) 
END COMPONENT ; 
































DOWNTO 0) ; 
DOWNTO 0) ; 
DOWNTO 0) ; 
DOWNTO 0) ; 
DOWNTO 0) ; 







































std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 






End Of Data Reached OUT 
-
Note _Type OUT 
Process Events done OUT 
-
SDRAM addr OUT 
SDRAM read OUT 
Song_ Number OUT 
event flag_addr OUT 
flag in OUT 
-




















flag out IN 
Change Loc Ok IN 
) ; 
END COMPONENT ; 
COMPONENT Max Vol 
PORT ( 
pdata5 IN std_logic_vector 
sdata5 IN std_logic_vector 
sel5 IN std_logic ; 
ndata5 OUT std_logic_vector 
) ; 
END COMPONENT ; 
COMPONENT Pan 
PORT ( 
pdata6 IN std_logic_vector 
sdata6 IN std_logic_vector 
sel6 IN std_logic ; 
ndata6 OUT std_logic_vector 
) ; 
END COMPONENT ; 
COMPONENT Release Vol Dec 
PORT ( 
pdataB IN std_logic_vector 
sdataB IN std_logic_vector 
selB IN std_logic ; 
ndataB OUT std_logic_vector 
) ; 
END COMPONENT ; 















































(6 DOWNTO 0) ; 
(6 DOWN TO 0) ; 
(6 DOWNTO 0) 
(6 DOWN TO 0) ; 
(6 DOWNTO 0) ; 
(6 DOWN TO 0) 
(7 DOWN TO 0) ; 
(7 DOWN TO 0) ; 
(7 DOWN TO 0) 
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(23 DOWNTO 0) ; 
( 9 DOWN TO 0 ) ; 
( 5 DOWNTO 0 ) ; 
(35 DOWNTO 0) ; 
( 19 DOWNTO 0) ; 
(23 DOWNTO 0) ; 
( 2 3 DOWN TO 0 ) ; 
( 14 DOWNTO 0) ; 
( 6 DOWN TO 0 ) ; 
( 6 DOWNTO 0) ; 
(7 DOWNTO 0) ; 
(7 DOWNTO 0) ; 
( 1 0 DOWNTO 0 ) ; 
( 1 DOWN TO 0 ) ; 
(1 DOWNTO 0) ; 
PORT ( 
pdata2 IN std_logic_vector (23 DOWN TO 0) ; 
sdata2 IN std_logic_vector (23 DOWN TO 0) ; 
sel2 IN std_logic ; 
ndata2 OUT std_logic_vector (23 DOWN TO 0) 
) ; 
END COMPONENT ; 
COMPONENT Zero Out Max Vol 
PORT ( 
ndata5 IN std logic_vector (6 DOWN TO 0) ; 
zero out sel IN std_logic ; 
nndata5 OUT std_logic_vector ( 6 DOWN TO 0) 
) ; 
END COMPONENT ; 
COMPONENT Zero Out Vol 
PORT ( 
ndata4 IN std_logic_vector (14 DOWN TO 0) ; 
zero out sel IN std_logic ; 
nndata4 OUT std_logic_vector (14 DOWN TO 0) 
) ; 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL Addr Inc USE ENTITY FPGA 2 . Addr Inc ; 
FOR ALL Attack Vol Inc USE ENTITY FPGA 2 . Attack_Vol_Inc ; 











Current Vol USE ENTITY FPGA 2.Current Vol ; 
- - -
End Addr USE ENTITY FPGA 2 . End Addr ; 
- - -
Event Decoder USE ENTITY FPGA 2 . Event Decoder ; 
Max Vol USE ENTITY FPGA 2 . Max Vol ; 
- -
Pan USE ENTITY FPGA 2 . Pan ; 
Release Vol Dec USE ENTITY FPGA 2 . Release Vol Dec ; 
- - - -
Start_Loop_Addr USE ENTITY FPGA_2 . Start_Loop_Addr ; 
Zero Out Max Vol USE ENTITY FPGA 2 . Zero Out Max Vol ; 
- - - -
Zero Out Vol USE ENTITY FPGA 2 . Zero Out Vol ; 
-- pragma synthesis_on 
BEGIN 
Architecture concurrent statements 
HDL Embedded Text Block 1 Connector 1 
Connector 1 
pdata0(35 downto 4) <= BRAM_dout0(31 downto 0) ; 
pdata0(3 downto 0) <= BRAM_dout1(31 downto 28) ; 
pdata1(19 downto 0) <= BRAM_dout1(27 downto 8) ; 
pdata2(23 downto 16) <= BRAM_dout1(7 downto 0) ; 
pdata2(15 downto 0) <= BRAM_dout2(31 downto 16) ; 
pdata3(23 downto 8) <= BRAM_dout2(15 downto 0); 
pdata3(7 downto 0) <= BRAM_dout3(31 downto 24); 
pdata4(14 downto 0) <= BRAM_dout3(23 downto 9) ; 
pdata5(6 downto 0) <= BRAM_dout3(8 downto 2) ; 
pdata6(6 downto 5) <= BRAM_dout3(1 downto 0) ; 
pdata6(4 downto 0) <= BRAM_dout4(31 downto 27) ; 
pdata7(7 downto 0) <= BRAM_dout4(26 downto 19) ; 
pdata8(7 downto 0) <= BRAM_dout4(18 downto 11) ; 
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-- HDL Embedded Text Block 2 Connector 2 
-- Connector 2 
BRAM_din0(31 downto 0) <= ndata0(35 downto 4) ; 
BRAM_dinl(31 downto 28) <= ndata0(3 downto 0) ; 
BRAM_dinl(27 downto 8) <= ndatal( l 9 downto 0) ; 
BRAM_dinl(7 downto 0) <= ndata2(23 downto 16) ; 
BRAM_din2(31 downto 16) <= ndata2(15 downto 0) ; 
BRAM_din2(15 downto 0) <= ndata3(23 downto 8) ; 
BRAM_din3(31 downto 24) <= ndata3(7 downto 0) ; 
BRAM_din3(23 downto 9) <= nndata4(14 downto 0) ; 
BRAM_din3(8 downto 2) <= nndata5(6 downto 0) ; 
BRAM_din3(1 downto 0) <= ndata6(6 downto 5) ; 
BRAM_din4(31 downto 27) <= ndata6(4 downto 0) ; 
BRAM_din4(26 downto 19) <= ndata7(7 downto 0) ; 
BRAM_din4(18 downto 11) <= ndata8(7 downto 0) ; 
BRAM_din4(10 downto 0) <= sdata9( 1 0 downto 0) ; 
Instance port mappings . 
Il : Addr Inc 
-
PORT MAP ( 
pdatal => pdatal , 
sdatal => sdatal , 
sell => sell , 
ndatal => ndatal 
) ; 
I7 : Attack Vol Inc 
PORT MAP ( 
pdata7 => pdata7 , 
sdata7 => sdata7 , 
sel7 => sel7 , 
ndata7 => ndata7 
) ; 
IO : Current Addr 








zero out sel 
) ; 
I4 : Current Vol 










I3 : End Addr 









=> pdataO , 
=> pdata l, 
=> pdata2 , 
=> pdata3 , 
=> sdataO , 
=> selO , 
=> ndataO , 
=> zero out 













sdata3 => sdata3 , 
sel3 => sel3 , 
ndata3 => ndata3 
I9 : Event Decoder 





















=> BRAM_doutO , 
=> BRAM_doutl , 
=> BRAM_dout2 , 
=> BRAM_dout3 , 
=> BRAM_dout4 , 
=> BRAM_dout5 , 
=> Copy_IDFs_To_BRAM , 
=> Forward , 
=> Next_Song , 
=> Previous Song , 
=> Process_Events , 
=> Reverse , 
=> SDRAM_data , 
=> SDRAM_done , 
=> reset , 
=> sys_clk , 
=> BRAM_addr04 , 
=> BRAM_addr5 , 
=> BRAM_din5 , 
=> BRAM_we04 , 
BRAM we5 => BRAM_we5 , 
Change_Song_Location done => Change_Song_Location done , 
Copy_IDFs_done => Copy_IDFs_done , 
End Of Data Reached => End_Of_Data_Reached , 
Note_Type => Note_Type , 
Process Events done => Process_Events_done , 

























=> SDRAM_read , 
=> Song_Nurnber , 
=> event_flag_addr , 
=> flag_in , 
=> flag_write , 
=> sdataO , 
=> sdatal , 
=> sdata2 , 
=> sdata3 , 
=> sdata4 , 
=> sdata5 , 
=> sdata6 , 
=> sdata7 , 
=> sdataB , 
=> sdata9 , 
=> selO , 
=> sell , 
=> sel2 , 
=> sel3 , 
=> sel4 , 
=> sel5 , 
=> sel6 , 
=> sel7 , 
=> selB , 
201 
flag out => flag out , 
- -Change Loc Ok => Change Loc Ok 
- - -) i 
IS : Max Vol 
PORT MAP ( 
pdata5 => pdata5 , 
sdata5 => sdata5 , 
sel5 => sel5 , 
ndata5 => ndata5 
) i 
I6 : Pan 
PORT MAP 
pdata6 => pdata6 , 
sdata6 => sdata6 , 
sel6 => sel6 , 
ndata6 => ndata6 
) i 
IS : Release Vol Dec 
PORT MAP ( 
pdata8 => pdata8 , 
sdata8 => sdata8 , 
sel8 => sel8 , 
ndata8 => ndata8 
) i 
I2 : Start Loop Addr 
- -
PORT MAP ( 
pdata2 => pdata2 , 
sdata2 => sdata2 , 
sel2 => sel2 , 
ndata2 => ndata2 
) i 
Ill : Zero Out Max Vol 
PORT MAP ( 
ndata5 => ndata5 , 
zero out sel => zero out sel , 
- -
nndata5 => nndata5 
) i 
no : Zero Out Vol 
PORT MAP ( 
ndata4 => ndata4 , 
zero out sel => zero out sel , 
- -
nndata4 => nndata4 
) i 
END struct ; 
G.19 FPGA_2 (Structure File Generated by HDL Designer for Schematic) 




This file was generated for the top- level FPGA 2 schematic by HDL 
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-- Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
ENTITY FPGA 2 IS 
PORT ( 
) ; 









SDRAM cas n 
SDRAM elk 
SDRAM out addr 
SDRAM ras n 





SDRAM out data 




















std logic ; 
-
std logic ; 
-
std_logic ; 





std logic ; 
-
std_logic ; 




std logic ; 
-
std logic ; 
-
std logic vector 
- -












VHDL Architecture FPGA 2 . FPGA 2 . struct 
( 3 DOWNTO 0 ) ; 
( 1 DOWNTO 0 ) ; 
( 1 DOWNTO 0) ; 
(12 DOWNTO 0) ; 
( 3 DOWNTO 0) ; 
( 1 DOWN TO 0 ) ; 
( 1 DOWNTO 0 ) ; 
( 31 DOWNTO 0) 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY FPGA_2 ; 
ARCHITECTURE struct OF FPGA 2 IS 
-- Architecture declarations 
type string_array is array (natural range<> , natural range<> ) of 
character ; 
attribute pin number : string ; 
attribute pad : string ; 
attribute array_pin_number : string_array ; 
-- Pin Numbers for Final Design 
-- Clocks 
attribute pin_number of elk 50MHz : signal is "pl85 "; 
attribute pad of clk_50MHz : signal is " IBUFG "; 
attribute pin_number of SDRAM_back_clk : signal is "p77 "; 
attribute pad of SDRAM back elk : signal is " IBUFG " ; 
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attribute pin_number of audio elk : signal is "pl82 "; 


















SDRAM_we_n : signal is "p95 "; 
SDRAM ras n : signal is "p90 "; 
SDRAM cas n : signal is "p94 "; 
SDRAM elk : signal is "p67 "; 
attribute array_pin_number of SDRAM_ba : signal is 
(0 => " p88 "1 1 => "p89 " ) ; 
attribute array_pin_number of SDRAM_out_addr : signal is 
(0 => " p68 "1 1 => "p69 "1 2 => " p87 "1 3 => "p70 "1 4 => " p71 "1 5 => "p73 "1 
6 => " p74 "1 7 => " p75 "1 8 => "p81 "1 9 => " p82 "1 10 => "p83 "1 
11 => "p84 "1 12 => "p86 " ) ; 
attribute array_pin_number of SDRAM out data : signal is 
(0 => "pl09 " 1 1 => "pll0 " 1 2 => "plll " 1 3 => "pll2 " 1 4 => "pll3 " 1 
5 => "pll4 "1 6 => "pll5 "1 7 => "pll9 "1 8 => "p96 "1 
9 => "p97 " 1 10 => "p98 " 1 11 => " p99 " 1 12 => "pl00 " 1 
13 => "pl01 " 1 14 => "pl02 " 1 15 => "pl08 " 1 16 => "p49 " 1 
17 => " p57 "1 18 => " p58 "1 19 => "p59 "1 20 
21 => "p61 "1 22 => " p62 "1 23 => "p63 "1 24 
25 => " p42 "1 26 => "p43 "1 27 => "p44 "1 28 
29 => "p46 "1 30 => "p47 "1 31 => "p48 " ) ; 




attribute array_pin_number of parport ctrl in : signal is 
(0 => " p24 "1 1 => "p23 " ) ; 
attribute array_pin_number of parport stat : signal is 
(0 => " p22 "1 1 => " p21 " ) ; 
Digit MUX 
attribute array_pin number of digit select : signal is 
(0 => " pl5 "1 1 => "pl4 " ) ; 
attribute array_pin_number of digit data : signal is 
(0 => "pl0 " 1 1 => " p9 " 1 2 => "p8 " 1 3 => " p7 " ) ; 
Control Logic 
attribute pin_number of prog_change : signal is "pl6 "; 
attribute array_pin_number of command in : signal is 
(0 => "pl80 "1 1 => "pl79 "1 2 => "p l 78 "1 3 => "pl76 " ) ; 
Audio Output 
attribute pin_number of Audio_ Out : signal is "pl8 "; 
attribute pin_number of BCK : signal is " pl7 "; 
attribute pin_number of LRCK : signal is "p20 "; 
-- Internal signal declarations 
SIGNAL Change Song_Location_done 
SIGNAL Copy_IDFs_To_BRAM 
SIGNAL Copy_IDFs_done 









" p60 " 1 
"p41 " 1 
"p45 "1 
SIGNAL Nurnber_High 
SIGNAL Number Low 
std_logic_vector(3 DOWNTO 0) ; 
std_logic_vector(3 DOWNTO 0) ; 
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SIGNAL Number Mid 
SIGNAL Play_Music 
SIGNAL Previous Song 
SIGNAL Reverse 
SIGNAL SDRAM Cont ready 
SIGNAL SDRAM addr 
SIGNAL SDRAM data 
SIGNAL SDRAM done 
SIGNAL SDRAM read 
SIGNAL SDRAM write 
SIGNAL corrunand 
SIGNAL detect distortion 
SIGNAL display_volume 
SIGNAL high_digit 
SIGNAL load data 
SIGNAL low_digit 
SIGNAL mid_digit 




SIGNAL volume down 
SIGNAL volume up 





std_logic_vector(23 DOWNTO 0) ; 




std_logic_vector(3 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_logic_vector(3 DOWNTO 0) ; 
std_logic ; 
std_logic_vector(3 DOWNTO 0) ; 
std_logic_vector(3 DOWNTO 0) ; 






-- Implicit buffer signal declarations 
SIGNAL BCK internal std_logic ; 
SIGNAL LRCK internal std_logic ; 
-- Component Declarations 
COMPONENT Clock Gen 
PORT ( 
audio elk IN std 
reset IN std 
-
-




LRCK OUT std_logic 
load data OUT std logic 
-) ; 
END COMPONENT ; 










std_logic_vector (3 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (3 DOWNTO 0) 
) ; 























std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 





















END COMPONENT ; 




parport ctrl in 
reset 
parport ctrl 

















































IN std logic 
-
IN std_logic 
OUT std logic 
-
OUT std_logic 
OUT std logic 
-
OUT std logic 
-
OUT std logic 
-
OUT std logic 
-
OUT std logic 
-
OUT std_logic_vector 
OUT std logic_vector 
-
OUT std logic_vector 
-
OUT std logic 
-
OUT std_logic 




std logic_vector ( 1 DOWN TO 
-
std_logic ; 





std logic ; 
-










(3 DOWN TO 
(3 DOWN TO 
(3 DOWN TO 
(3 DOWN TO 






IN std logic 
-
IN std logic 
-
IN std_logic 
IN std logic 
-







IN std logic vector 
-
IN std logic 
-
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(3 DOWN TO 0) ; 
(3 DOWN TO 0) ; 
(3 DOWN TO 0) ; 
0) ; 
0) 


























END COMPONENT ; 
std logic 
std_logic 








SDRAM Cont ready 
SDRAM ba 
SDRAM cas n 
SDRAM done 
SDRAM out addr 
SDRAM ras n 
SDRAM we n 
SDRAM data 
SDRAM out data 










































std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (23 DOWNTO 0) ; 
std_logic 






std_logic_vector (1 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (12 DOWNTO 0); 
std_logic 
std_logic ; 
std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (31 DOWNTO 0) 
-- Optional embedded configurations 
-- pragma synthesis off 









Command_Debouncer USE ENTITY FPGA_2 . Command_Debouncer; 
Control_Logic USE ENTITY FPGA_2 . Control_Logic ; 
Ctrl_Debouncer USE ENTITY FPGA_2 . Ctrl Debouncer ; 
DLLs USE ENTITY FPGA 2 . DLLs ; 
Digit_MUX USE ENTITY FPGA_2.Digit_MUX ; 
Music Processor USE ENTITY FPGA 2.Music Processor ; 
Reset_Counter USE ENTITY FPGA_2 . Reset_Counter ; 
SDRAM Controller USE ENTITY FPGA 2 . SDRAM Controller ; 
- -
-- pragma synthesis on 
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BEGIN 
Architecture concurrent statements 
HDL Embedded Text Block 1 ebl 
SDRAM write signal 
SDRAM_write <= ' 0 '; 
-- HDL Embedded Text Block 5 Change_Program 
-- Change Program Logic 
parport_ stat(l downto 0) <= " 01 "; 
prog_change <= ' 0 ' when ((parport ctrl(1 downto 0) 
(reset_prog = ' 1 ' )) else ' 1 '; 
Instance port mappings . 
16 : Clock Gen 
PORT MAP ( 
audio elk => audio elk , 
-
reset => reset , 
BCK => BCK internal , 
-
LRCK => LRCK internal , 
load data => load data 
) i 
IB : Command Debouncer 
PORT MAP ( 
command in => command in , 
reset => reset , 
sys elk => sys elk , 
-
command => command 
) i 
17 : Control_Logic 
" 01 " ) or 
PORT MAP ( 
Change_Song_ Location_done => 
Copy_IDFs_done => 
































12 : Ctrl Debouncer 
PORT MAP ( 
Number_Low , 
Number_ Mid , 
=> command , 
=> reset , 
=> sys_clk , 
=> Copy_IDFs_To_BRAM , 
=> Forward , 
=> Next_Song , 
=> Play_Music , 
=> Previous Song , 
=> Reverse , 
=> detect_distortion , 
=> high_digit , 
=> low_digit , 
=> mid_digit , 
=> volume_down , 
=> volume_up , 
=> display_volume , 
=> reset_prog 
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sys elk => sys_clk , 
parport ctrl in => parport ctrl in , 
=> reset , reset 
parport ctrl => parport ctrl 
) ; 
IO : DLLs 
PORT MAP 
SDRAM back elk => 
elk SOMHz => 
SDRAM elk => 
SDRAM_ back_clk , 
clk_SOMHz , 
SDRAM_clk , 
sys elk => sys elk 
) ; 
I3 : Digit_MUX 
=> sys_clk , 





=> high_digit , 
=> low_digit , 
=> mid_digit , 
reset => reset , 
digit_data => digit_ data , 
digit select => digit select 
) ; 
IS : Music Processor 
PORT MAP ( 
BCK 
) ; 

















Change Song_ Location done 
Copy_IDFs_ done 






Il : Reset Counter 
PORT MAP ( 
sys elk => sys elk , 
reset => reset 
) ; 
I4 SDRAM Controller 
=> BCK_internal , 
=> Copy_IDFs_To_BRAM , 
=> Forward , 
=> LRCK_internal , 
=> Next_Song , 
=> Play_Music , 
=> Previous Song , 
=> Reverse , 
=> SDRAM_data , 
=> SDRAM_done , 
=> detect_distortion , 
=> display~volume , 
=> load_data , 
=> reset , 
=> sys_clk , 
=> volume_down , 
=> volume_up , 
=> Audio_Out , 
=> Change_Song_Location done , 
=> Copy_IDFs_done , 
=> End_Of_Data_Reached , 
=> Number_ High , 
=> Number_Low , 
=> Number_Mid , 
=> SDRAM_addr , 
=> SDRAM read 
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PORT MAP ( 
SDRAM addr => SDRAM addr , 
-
SDRAM read => SDRAM read , 
-
SDRAM write => SDRAM write , 
-
reset => reset , 




Cont ready => SDRAM Cont ready , 
SDRAM ba => SDRAM ba , 
-
SDRAM cas n => SDRAM cas n , 
- - - -
SDRAM done => SDRAM done , 
-
SDRAM out addr => SDRAM out addr , 
-
SDRAM ras n => SDRAM ras n , 
- -SDRAM we n => SDRAM we n , 
- - - -
SDRAM data => SDRAM data , 
-
SDRAM out data => SDRAM out data 
) ; 
Implicit buffered output assignments 
BCK <= BCK internal ; 
LRCK <= LRCK internal ; 
END struct ; 
G.20 Interpolator 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor >> Interpolator 
LIBRARY ieee ; 
USE ieee . std_logic_1 164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 
















user wave flag 
















std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 




unsigned (6 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
unsigned (6 DOWNTO 0) ; 




ARCHITECTURE Interpolator_Arch OF Interpolator IS 
-- Registered outputs 
signal left out int 
signal right_out_int 
s i gnal vol out int 
signal pan_out_int 
signal samples ready_ int 
signed(l5 downto 0) ; 
signed(l5 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_ logic ; 
-- Internal signals 
signal note cnt std logic_vector(5 down to 0) ; 
-
signal current addr int unsigned(5 down to 0) ; 
signal left1 signed(16 down to 0) ; 
signal left2 signed(16 down to 0) ; 
signal rightl signed(16 down to 0) ; 
signal right2 signed(16 down to 0) ; 
signal left mult signed(23 down to 0) ; 
signal right_mult signed(23 down to 0) ; 
-- State variable 
signal INTERP STATE std_l ogic_vector(2 downto 0) ; 
BEGIN 
Synchronous logic 
Interpolator_Proc : process(sys elk , reset) 
variable left var signed(17 downto 0) ; 
variable right_var signed(17 downto 0) ; 
variable left sub var signed(16 downto 0) ; 
variable right sub_var signed(16 downto 0) ; 
begin 
if (reset= ' 1 ' ) then 
-- Registered outputs 
left out int(15 downto 0) 
right_ out int(15 downto 0) 
vol_out_int(6 downto 0) 
pan_out int(6 downto 0) 
samples_ready_int <= ' 0 '; 
-- Internal signals 
<= (others => 
<= (others => 
<= (others => 
<= (others => 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
' 0 ' ) ; 
current addr int(5 downto 0) <= (others=> ' 0 ' ) ; 
- -
note_cnt(5 downto 0) <= (others=> ' 0 ' ) ; 
left1(16 downto 0) <= (others=> ' 0 ' ) ; 
left2(16 downto 0) <= (others=> ' 0 ' ) ; 
right1(16 downto 0) <= (others=> ' 0 ' ) ; 
right2(16 downto 0) <= (others=> ' 0 ' ) ; 
left_mult(23 downto 0) <= (others=> ' 0 ' ) ; 
right_mult(23 downto 0) <= (others=> ' 0 ' ) ; 
INTERP STATE<= " 000 "; 0 : WAIT FOR CMD 
elsif (sys_c1k ' event and sys elk= ' 1 ' ) then 
case INTERP STATE is 
when " 000 " => -- 0 : WAIT FOR CMD 
samples_ready_int <= ' 0 '; 
note_cnt(5 downto 0) <= " 000000 "; 
if (Process_Samples = ' 1 ' ) then 
INTERP STATE <= " 001 "; 1: WAIT FOR READ 
else 
INTERP STATE <= " 000 "; 0 : WAIT FOR CMD 
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end if ; 
when " 001 " => -- 1 : WAIT FOR READ 
if (read_sample = ' 1 ' ) then 
left1(16 downto 0) <= SIGNED(SXT( 
SDRAM_data(31 downto 16) , 17)) ; 
right1(16 downto 0) <= SIGNED(SXT( 
SDRAM_data(15 downto 0) , 17)) ; 
INTERP STATE <= " 010 "; 2 : DELAY 1 
else 
INTERP STATE<= " 001 "; 
end if ; 
when " 010 " => -- 2 : DELAY 1 
1 : WAIT FOR READ 
if (user_wave flag= ' 0 ' ) then 
if (current_addr(6) = ' 0 ' ) then 
right1(16 downto 0) <= left1(16 downto 0) ; 
else 
left1( 1 6 downto 0) <= right1(16 down to 0) ; 
end if ; 
end if ; 
INTERP STATE <= " 011 "; -- 3 : DELAY 2 
when " 011 " => -- 3 : DELAY 2 
current_addr_int(5 downto 0) <= 
UNSIGNED(current_addr(5 downto 0)) ; 
INTERP_STATE <= " 100 "; 4 : READ 2 
when " 100 " => -- 4 : READ 2 
samples ready_int <= ' 0 '; 
left sub_var(16 downto 0) : = SIGNED(SXT( 
SDRAM_data(31 downto 16) , 17)) - left1(16 downto 0) ; 
right sub_var(16 downto 0) : = SIGNED(SXT( 
SDRAM_data(15 downto 0) , 17)) - right1(16 downto 0) ; 
if ( (user_wave_flag ' 0 ' ) and (current_addr(6) = ' 0 ' )) then 
left2(16 downto 0) <=right sub_var(16 downto 0) ; 
else 
left2(16 downto 0) <=left sub_var(16 downto 0) ; 
end if ; 
if ( (user_wave_flag = ' 0 ' ) and (current addr(6) = ' 1 ' )) then 
right2(16 downto 0) <=left sub_var(16 downto 0) ; 
else 
right2(16 downto 0) <=right sub_var(16 downto 0) ; 
end if ; 
INTERP STATE <= " 101 "; -- 5 : INTERPOLATE 1 
when " 101" => -- 5 : INTERPOLATE 1 
left_mult(23 downto 0) <= left2(16 downto 0) * 
current_addr_int(5 downto 0) ; 
right_mult(23 downto 0) <= right2(16 downto 0) * 
current addr int(5 downto 0) ; 
samples ready_int <= ' 1 '; 
INTERP_STATE <= " 110 "; 6 : INTERPOLATE 2 
when " 110 " => -- 6 : INTERPOLATE 2 
samples_ready_int <= ' 0 '; 
vol_out_int(6 downto 0) <= vol in(6 downto 0) ; 
pan_ out_int(6 downto 0) <= pan_in(6 downto 0) ; 
left_var(17 downto 0) (left1(16) & 
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leftl(l6 downto 0)) + left_mult(23 downto 6) ; 
right_var(l7 downto 0) (rightl(l6) & 
rightl(l6 downto 0)) + right_mult(23 downto 6) ; 
left_out int(l5) <= left_var(l7) ; 
case left_var(l7 downto 15) is 
when " 000 " I " 111 " => 
left out int(l4 downto 0) <= left_var( l 4 downto 0) ; 
when " 001 " I " 010 " I " 011 " => 
left out int(l4 downto 0) <= (others=> ' 1 ' ) ; 
when o thers => -- " 100 " I " 101 " I " 110 " 
left out int(l4 downto 0) <= (others => ' 0 ' ) ; 
end case ; 
right_out_int(l5) <= right_var(l7) ; 
case right_var(l7 downto 15) is 
when " 000 " I " 111 " => 
right out int(l4 downto 0) <= right_var(l4 downto 0) ; 
when " 001 " I " 010 " I " 011 " => 
right_out_int(l4 downto 0) <= (others=> ' 1 ' ) ; 
when others => -- " 100 " I " 101 " I " 110 " 
right_out int(l4 downto 0) <= (others=> ' 0 ' ) ; 
end case ; 
note_cnt(5 downto 0) <= note_cnt(5 downto 0) + ' 1 '; 
if (note_cnt(5 downto 0) = 63) then 
INTERP STATE <= " 111 "; 7 : WAIT FOR END 
else 
INTERP STATE <= " 001 "; 
end if ; 
1 : WAIT FOR READ 
when others=> -- 7 : WAIT FOR END 
if (Process Samples= ' 0 ' ) then 
INTERP STATE <= " 000 "; 0 : WAIT FOR CMD 
else 
INTERP STATE <= " 111 "; 
end if ; 
7 : WAIT FOR END 
end case ; 
end if ; 
end process Interpolator_Proc ; 
-- Assign outputs 
left_out(l5 downto 0) 
right_out(l5 downto 0) 
vol_out(6 downto 0) 
pan_out(6 downto 0) 
samples ready 
END Interpolator_Arch ; 
G.21 MP _ Control_Logic 
Author : Ryan Mokos 
Date 4 / 2003 
Hierarchy : 
<= left_out_int(l5 downto 0) ; 
<= right_ out int(l5 downto 0) ; 
<= UNSIGNED(vol_out_int(6 downto 0)) ; 
<= UNSIGNED(pan_out int(6 downto 0)) ; 
<= samples ready_int ; 
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-- FPGA 2 >> Music Processor >> MP_Control_Logic 
LIBRARY ieee ; 
USE ieee . std_logic_l l64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 






























std_ logic ; 
std_logic ; 
std_logic 
END MP_Control Logic 
ARCHITECTURE MP Control_Logic_Arch OF MP Control_Logic IS 
signal Process_Events_int 
signal Process_Samples int 
signal MUX sel int 





std_ logic_vector(2 downto 0) ; 
MP_Control_Logic Proc : process(sys_clk , reset) 
begin 
if (reset = ' 1 ' ) then 
Process Events int <= ' 0 '; 
- -
Process_Samples int <= ' 0 '; 
MUX sel int <= ' 0 '; 
MP CTRL STATE <= " 000 "; 
- -
elsif (sys_ clk ' event and sys elk 
case MP CTRL STATE is 
when " 000 " => 
Process Samples int <= ' 0 '; 
Process Events int <= ' 0 '; 
MUX sel int <= ' 0 '; 
if (Play_Music = ' 1 ' ) then 
MP CTRL STATE <= " 001 "; 
else 
MP CTRL STATE <= " 000 "; 
end if ; 
when " 001 " => 
if (LRCK = ' 0 ' ) then 
MP CTRL STATE <= " 010 "; 
else 
MP CTRL STATE <= " 001 "; 
end if ; 
when " 010 " => 
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' 1 ' ) then 
if (LRCK = ' 1 ' ) then 
else 
if (Play_Music = ' 0 ' ) then 
MP CTRL STATE <= " 000 "; 
else 
MP CTRL STATE <= " 011 "; 
end if ; 
MP CTRL STATE <= " 010 "; 
end if ; 
when " 011 " => 
Process_Events int <= ' 1 '; 
MUX sel int <= ' 0 '; 
if (Process_Events_done = ' 1 ' ) then 
if (Play_Music = ' 0 ' ) then 
else 
MP CTRL STATE <= " 000"; 
else 
MP CTRL STATE <= " 100 "; 
end if ; 
MP CTRL STATE <= " 011 "; 
end if ; 
when others => 
Process_Events int <= ' 0 '; 
Process_Samples_int <= ' 1 '; 
MUX sel int <= ' 1 '; 
if (Process_Samples done= ' 1 ' ) then 
MP CTRL STATE <= " 000 "; 
else 
MP CTRL STATE <= " 100 "; 
end if ; 
end case ; 
end if ; 
end process MP Control_Logic_Proc ; 
-- Assign outputs 
Process Events <= Process Events int ; 
Process Samples <= 
MUX sel <= 
Change_Loc_Ok <= 
Process_Samples int ; 
MUX sel int ; 
' 1 ' when (MP_CTRL_STATE 
END MP_ Control_Logic_Arch ; 
G.22 Max Vol 
Author : Ryan Makos 
Date 4/2003 
Hierarchy : 
" 000 " ) else ' 0 '; 
FPGA 2 >> Music Processor >> Event Pro cessor >> Max Vol 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 
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ENTITY Max Vol IS 
PORT ( 
pdataS IN std_logic_vector 
sdataS IN std_logic_vector 
selS IN std_logic ; 
ndataS OUT std_logic_vector 
) ; 
END Max Vol ; 
ARCHITECTURE Max Vo l Arch OF Max Vol IS 
BEGIN 
with selS select 
(6 DOWN TO 0) ; 
(6 DOWN TO 0) ; 
( 6 DOWN TO 0) 
ndata5(6 downto 0) <= pdata5(6 downto 0) when ' 0 ', 
sdata5(6 downto 0) when others ; 
END Max Vol Arch ; 
G.23 Memory (Structure File Generated by HDL Designer for Schematic) 
Author : Ryan Mokos 
Date 4/2004 
Hierarchy : 
FPGA 2 >> Music Processor >> Memory 
This file was generated for the Memory schematic by HDL Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_ 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Memory IS 
PORT ( 
addr04 IN std logic_vector (7 DOWN TO 0) ; 
-
addrS IN std logic_vector (7 DOWN TO 0) ; 
-
elk IN std logic ; 
-
dinO IN std logic_vector (31 DOWNTO 0) ; 
-
din1 IN std_logic_vector (31 DOWN TO 0) ; 
din2 IN std_logic_vector (31 DOWN TO 0) ; 
din3 IN std logic_vector (31 DOWN TO 0) ; 
-
din4 IN std 1ogic_vector (31 DOWN TO 0) ; 
-
dinS IN std_logic_vector (31 DOWN TO 0) ; 
we04 IN std logic ; 
-
weS IN std logic ; 
-
doutO OUT std_logic_vector (31 DOWN TO 0) ; 
dout1 OUT std_logic_vector (31 DOWN TO 0) ; 
dout2 OUT std_logic_vector (31 DOWN TO 0) ; 
dout3 OUT std_logic_vector (31 DOWN TO 0) ; 
dout4 OUT std logic_vector (31 DOWN TO 0) ; 
-
doutS OUT std logic_vector (31 DOWN TO 0) 
-) ; 
END Memory ; 
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VHDL Architecture FPGA_2 . Memory . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY FPGA_2 ; 
ARCHITECTURE struct OF Memory IS 
Architecture declarations 




addr IN std logic_vector (7 DOWN TO 
-
elk IN std logic ; 
-
din IN std l ogic_vector (31 
-
we IN std_logic ; 
dout OUT std_logic_vector ( 31 
) ; 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL : BRAM USE ENTITY FPGA 2 . BRAM ; 
pragma synthesis_on 
BEGIN 
Instance port mappings . 
BRAM 0 : BRAM 







BRAM 1 : BRAM 







BRAM 2 : BRAM 

























dout => dout2 
} ; 
BRAM 3 : BRAM 
-
PORT MAP ( 
addr => addr04 , 
elk => el k , 
din => din3 , 
we => we04 , 
dout => dout3 
} ; 
BRAM 4 : BRAM 
-
PORT MAP ( 
addr => addr04 , 
elk => elk , 
din => din4 , 
we => we04 , 
dout => dout4 
} ; 
BRAM 5 : BRAM 
-
PORT MAP ( 
addr => addr5 , 
elk => elk , 
din => dinS , 
we => we5 , 
dout => dout5 
} ; 
END struct ; 
G.24 Music_Processor (Structure File Generated by HDL Designer for 
Schematic) 
Author : Ryan Makos 
Date 4/2004 
Hierarchy : 
FPGA 2 >> Music Processor 
This file was generated for the Music Processor schematic by HDL Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Music Processor IS 
PORT ( 
BCK 















std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
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SDRAM data IN std-'-logic_vector (31 DOWN TO 
SDRAM done IN std_logic ; 
detect distortion IN std_logic ; 
display_volume IN std logic ; 
-
load da t a IN std logic ; 
-
reset IN std logic ; 
-
sys elk IN std _logic ; 
-
volume down IN std_logic ; 
volume_up IN std logic ; 
-
Audio Out OUT std_logic ; 
Change Song_Location done OUT std logic ; 
- -Copy IDFs done OUT std _logic ; 
- -
End Of Data Reached OUT std_logic ; 
Number_ High OUT std_logic_vector (3 DOWNTO 
Number Low OUT std logic_vector (3 DOWN TO 
-
Number Mid OUT std logic_vector (3 DOWN TO 
-
SDRAM addr OUT std_logic_vector (23 DOWNTO 
SDRAM read OUT std logic 
-
) i 
END Music Processor 
VHDL Architecture FPGA 2 . Music Processor . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_ logic_ arith . all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY FPGA 2 ; 
ARCHITECTURE struct OF Music Processor IS 
Architecture declarations 
Interna l signal declarations 
SIGNAL BRAM addr04 std logic_vector(7 DOWNTO 0) ; 
SIGNAL BRAM addr5 
SIGNAL BRAM dinO 
SIGNAL BRAM dinl 
SIGNAL BRAM din2 
SIGNAL BRAM din3 
SIGNAL BRAM din4 
SIGNAL BRAM dinS 
SIGNAL BRAM doutO 
SIGNAL BRAM doutl 
SIGNAL BRAM dout2 
SIGNAL BRAM dout3 
SIGNAL BRAM dout4 
SIGNAL BRAM dout5 
SIGNAL BRAM we04 
SIGNAL BRAM we5 
SIGNAL Change_Loc_ Ok 
SIGNAL Event BRAM addr04 
SIGNAL Event BRAM we04 
SIGNAL Event SDRAM addr 
std_logic_vector(7 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 
std_ logic_ vector(31 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 
std_ logic_ vector(31 DOWNTO 0) ; 
std_ logic_vector(31 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 
std_ logic_vector(31 DOWNTO 0) ; 
std_ logic_ vector(31 DOWNTO 0) ; 
std_logic_vector(31 DOWNTO 0) ; 




std_logic_vector(7 DOWNTO 0) ; 
std_logic ; 







SIGNAL Event SDRAM read 
SIGNAL Left_Channel Sample 
SIGNAL MUX sel 
SIGNAL Number 
SIGNAL Process Events 
SIGNAL Process Events done 
SIGNAL Process_Samples 











SIGNAL master vol 
SIGNAL sample flag_addr 
-- Component Declarations 
COMPONENT BRAM MUX 
PORT ( 
std_logic ; 
std_logic_vector(15 DOWNTO 0) ; 
std_logic ; 





std_logic_vector(15 DOWNTO 0) ; 
std_logic_vector(7 DOWNTO 0) ; 
std_logic ; 
std_logic_vector(23 DOWNTO 0) ; 
std_logic ; 
std_logic_vector(9 DOWNTO 0) ; 




unsigned(7 DOWNTO 0) ; 
std_logic_vector(S DOWNTO 0) ; 
addr04 a IN std_logic_vector ( 7 DOWNTO 0) ; 
(7 DOWNTO 0) ; addr04 b IN 
sel IN 
we04 a IN 
-




END COMPONENT ; 























std logic_vector (9 DOWN TO 0) ; 
-
std_logic ; 
std_logic_vector (3 DOWN TO 0) ; 
std logic_vector (3 DOWN TO 0) ; 
-
std_logic_vector (3 DOWN TO 0) 





















































(31 DOWN TO 
(31 DOWNTO 
(31 DOWN TO 
(31 DOWN TO 
























Change_Song Location done 
Copy_IDFs_done 
End Of Data Reached 












































std logic vector 
- -



























END COMPONENT ; 




Process Events done IN 
Process Samples_done IN 
reset IN 
sys elk IN 
Process Events OUT 
Process_Samples OUT 
MUX sel OUT 












END COMPONENT ; 
COMPONENT Memory 
PORT ( 
addr04 IN std_logic_vector (7 DOWN TO 
addrS IN std logic_vector (7 DOWNTO 
-
elk IN std logic ; 
-
dinO IN std_logic_vector (31 DOWN TO 
din1 IN std_logic_vector (31 DOWN TO 
din2 IN std logic_vector (31 DOWN TO 
-
din3 IN std_logic_vector (31 DOWN TO 
din4 IN std_logic_vector (31 DOWN TO 
dinS IN std logic_vector (31 DOWN TO 
-
we04 IN std logic 
-
weS IN std logic ; 
-
doutO OUT std_logic_vector (31 DOWN TO 
dout1 OUT std logic_vector (31 DOWNTO 
-













( 31 DOWNTO 0) ; 
(7 DOWNTO 0) ; 
(7 DOWNTO 0) ; 
(31 DOWNTO 0) ; 
( 31 DOWN TO 0) ; 
(31 DOWNTO 0) ; 
(31 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
(23 DOWNTO 0) ; 
( 9 DOWN TO 0 ) ; 








std_logic_ vector (31 DOWNTO 0) ; 
std_logic_ vector (31 DOWNTO 0) ; 
std_logic vector (31 DOWNTO 0) 
END COMPONENT ; 










std_logic_vector (9 DOWNTO 0) ; 
std_logic ; 
unsigned (7 DOWNTO 0) ; 
std_logic_vector (9 DOWNTO 0) 
) ; 
END COMPONENT ; 
COMPONENT SDRAM MUX 
PORT ( 
addr a IN std logic_vector (23 DOWNTO 0) ; 
(23 DOWNTO 0) ; addr b IN std_logic_vector 
read a IN std_logic 
read b IN std_logic 
sel IN std_logic 
addr OUT std_logic 
read OUT std logic 
-) ; 
END COMPONENT ; 
































































std logic ; 
-
std_logic_vector 





std logic ; 
(31 DOWNTO 
(31 DOWN TO 
(31 DOWN TO 
(31 DOWNTO 
( 7 DOWN TO 
( 15 DOWN TO 
( 15 DOWN TO 
(23 DOWNTO 
master vol OUT unsigned (7 DOWN TO 0) ; 
sample flag_addr 
) ; 
END COMPONENT ; 
COMPONENT Shift_Reg 
PORT ( 




















std_logic_vector (15 DOWNTO 0) ; 
std_logic_vector (15 DOWNTO 0) ; 
std_logic 
load data std_logic 
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) ; 
END COMPONENT ; 


















std_logic_vector (5 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (5 DOWNTO 0) ; 
std_logic 
std_logic 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL BRAM MUX USE ENTITY FPGA 2 . BRAM MUX ; 
FOR ALL Bin to BCD USE ENTITY FPGA 2.Bin to BCD ; 
- - - -




MP_Control_Logic USE ENTITY FPGA_2 . MP Control Logic ; 
Memory USE ENTITY FPGA_2 . Memory ; 
FOR ALL Number MUX USE ENTITY FPGA 2 . Number MUX ; 
- - -




Sample_Processor USE ENTITY FPGA_2.Sample Processor; 
Shift_Reg USE ENTITY FPGA_2.Shift_Reg ; 
User_Wave_Flags USE ENTITY FPGA_2.User_Wave Flags ; 
synthesis_on pragma 
BEGIN 
Instance port mappings. 
IS : BRAM MUX 
PORT MAP ( 
addr04 a => 
addr04 b => 
sel => 
we04 a => 
-




I7 : Bin to BCD 
-















=> Number , 
=> sys elk , 
=> Number_High , 
=> Number_Low , 
=> Number Mid 
I2 : Event Processor 








=> BRAM_doutO , 
=> BRAM_doutl , 
=> BRAM_dout2 , 
=> BRAM_dout3 , 
=> BRAM_dout4 , 
=> BRAM_doutS , 
























=> Copy_IDFs_To_BRAM , 
=> Forward , 
=> Next Song , 
=> Previous_Song , 
=> Process_Events , 
=> Reverse , 
=> SDRAM_data , 
=> SDRAM_done , 
=> flag_out , 
=> reset , 
=> sys_clk , 
=> Event BRAM 
















Event BRAM_we04 , 
Change_Song Location done => 
BRAM_weS , 
Change_Song_Location_done , 
Copy_IDFs_done , Copy_IDFs_done => 
End Of Data Reached => End_Of Data_Reached , 







=> Process_Events_done , 
=> Event_SDRAM_addr , 
=> Event SDRAM_read , 
=> Song_Number , 
=> event flag_addr , 
=> flag_in , 
=> flag_write 
IO : MP_Control_Logic 
PORT MAP ( 
) ; 
LRCK => LRCK , 
Play~Music => Play_Music , 
Process Events done => Process_Events_done , 






Change Loc Ok 
=> reset , 
=> sys elk , 
=> Process_Events , 
=> Process_Samples , 
=> MUX_sel , 
=> Change_Loc_Ok 
Il : Memory 
PORT MAP 
addr04 => BRAM addr04 , 
-
addrS => BRAM addrS , 
-
elk => sys elk , 
-
dinO => BRAM dinO , 
-
dinl => BRAM dinl , 
-
din2 => BRAM din2 , 
-
din3 => BRAM din3 , 
-
din4 => BRAM din4 , 
-
dinS => BRAM dinS , 
-
we04 => BRAM we04 , 
-
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weS => BRAM_weS , 
doutO => BRAM_doutO , 
doutl => BRAM_doutl , 
dout2 => BRAM_dout2 , 
dout3 => BRAM_dout3 , 
dout4 => BRAM dout4 , 
-
doutS => BRAM doutS 
) ; 
18 : Number MUX 






=> Song_Number , 
=> display_volume , 
=> master_ vol , 
=> Number 
16 : SDRAM MUX 
PORT MAP ( 
addr a => Event SDRAM addr , 
- - -
addr b => Sample SO RAM addr, 
-
-
read a => Event SO RAM read , 
- - -
read b => Sample SO RAM read , 
-
-
sel => MUX sel , 
-
addr => SO RAM addr , 
-
read => SDRAM read 
) ; 
13 : Sample Processor 


















=> BRAM_doutO , 
=> BRAM_dout3 , 
=> BRAM dout4 , 
=> Play_Music , 
=> Process_Samples , 
=> SDRAM_data , 
=> SDRAM_done , 
=> detect_distortion , 
=> flag_out , 
=> reset , 
=> sys elk, 
=> volume_down , 
=> volume_up , 
=> Sample_BRAM_addr04 , 
=> Sample_BRAM_we04 , 
=> Left_Channel Sample , 
Process_Samples_done => 
Right_Channel Sample => 
SDRAM addr => 
Process_Samples_ done , 
Right_Channel_Sample , 
Sample_SDRAM_addr , 




=> master_vol , 
=> sample flag_addr 
14 : Shift_Reg 
PORT MAP ( 
BCK => BCK, 
Left_Channel Sample => Left Channel_Sample , 
Right_Channel_Sample => Right_Channel Sample , 
Audio Out => Audio_Out , 
load data => load data 
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) ; 
I9 : User_Wave Flags 
PORT MAP ( 
MUX sel => MUX_sel , 
event flag_addr => event flag_addr , 
flag_ in => flag_ in , 
flag_write => flag_write , 
sample flag addr => sample flag_addr , 
sys_clk => sys_clk , 
flag_ out => flag_out 
) ; 
END struct ; 
G.25 N_Bit_Reg 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor >> Note Volume >> N_ Bit Reg 
LIBRARY ieee ; 
USE ieee . std_logic_11 64 . a11 ; 
USE ieee . std_logic_arith . a11 ; 
USE ieee . std_logic_unsigned.a11 ; 
ENTITY N_ Bit_Reg IS 
GENERIC( 











signed (Number_ Of Bits - 1 DOWNTO 0) ; 
std_logic ; 
we IN std_logic ; 
dout OUT signed (Number_Of Bits - 1 DOWNTO 0) 
) ; 
END N Bit Reg 
-
ARCHITECTURE N Bit_Reg_Arch OF N_ Bit_Reg IS 
signal data int signed(Number_Of_Bits- 1 downto 0) ; 
BEGIN 
Test Reg_Proc process(clk , reset) 
begin 
if (reset ' 1 ' ) then 
data_int(Number_Of Bits - 1 downto 0) <= (others=> ' 0 ' ) ; 
e1si f (clk ' event and elk= ' 1 ' ) then 
if (we = ' 1 ' ) then 
data int(Number_Of_Bits - 1 downto 0) <= 
din(Number_ Of_Bits- 1 downto 0) ; 
end if ; 
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end if ; 
end process Test Reg_Proc ; 
dout(Number Of Bits - 1 downto 0) <= 
data_int(Number_Of_ Bits - 1 downto 0) ; 
END N Bit Reg_Arch ; 
G.26 Note_ Volume (Structure File Generated by HDL Designer for 
Schematic) 
Author : Ryan Mokos 
Date 4 / 2004 
Hierarchy : 
FPGA 2 >> Music Processor >> Sampl e Processor >> Note_Volume 
This file was generated f o r the Note Volume schematic by HDL Designer . 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 


































unsigned (6 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
unsigned (6 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
signed (19 DOWNTO 0) ; 
signed (19 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_ logic ; 
std_logic ; 
std_logic ; 
std_ logic ; 
std_ logic ; 
std_logic ; 
unsigned (7 DOWNTO 0) 
VHDL Architecture FPGA 2 . Note Volume . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . al l; 
LIBRARY FPGA 2 ; 
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ARCHITECTURE struct OF Note Volume IS 
Architecture declarations 
Internal signal declarations 
SIGNAL left int signed ( 19 DOWNTO 0) ; 
SIGNAL left we std_logic ; 
SIGNAL master vol int unsigned(7 DOWNTO 0) ; 
SIGNAL mult out signed(24 DOWNTO 0) ; 
SIGNAL one_twenty_seven unsigned(6 DOWNTO 0) ; 
SIGNAL pan_sub unsigned(6 DOWNTO 0) ; 
SIGNAL right 
-
int signed(19 DOWNTO 0) ; 
SIGNAL right_we std_ logic ; 
SIGNAL sample_data signed(15 DOWN TO 0) ; 
SIGNAL sixty_three unsigned(S DOWNTO 0) ; 
SIGNAL vol data unsigned(7 DOWNTO 0) ; 
SIGNAL data signed(19 DOWNTO 0) ; 
SIGNAL sample_sel std_ logic_vector(1 DOWN TO 
SIGNAL vol sel std_logic vector(1 DOWNTO 
Master volume 
signal VOL STATE std_logic ; 
-- Control logic 
signal stage cnt 
signal cnt started 
-- Volume MUX 
signal left_pan 
signal right_pan 
std_logic_vector(2 downto 0) ; 
std_logic ; 
unsigned(S downto 0) ; 
unsigned(S downto 0) ; 
-- Component Declarations 
COMPONENT N_Bit Reg 
GENERIC ( 
Number Of Bits integer · = 16 
) ; 
PORT ( 




din IN signed (Number Of Bits - 1 DOWNTO 0) ; 
-
reset IN std logic ; 
-
we IN std logic ; 
-
dout OUT signed (Number Of Bits - 1 DOWNTO 0) 
-) ; 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL : N_Bit_Reg USE ENTITY FPGA 2 . N_Bit Reg ; 
pragma synthesis on 
BEGIN 
Architecture concurrent statements 
HDL Embedded Text Block 1 Constants 
Constants 
sixty_three(S downto 0) <= " 111111 "; 
one_twenty_seven(6 downto 0) <= " 1111111 "; 
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-- HDL Embedded Text Block 2 Ctrl_Logic 
-- Ctrl_Logic 
Control_ Logic_ Proc : process(sys elk , Process Samples) 
begin 
if (Process_Samples = ' 0 ' ) then 
cnt started<= ' 0 '; 
stage cnt(2 downto 0) <= " 110 "; 
elsif (sys clk ' event and sys_clk = ' 1 ' ) then 
if (cnt_ started = ' 0 ' ) then 
if (samples_ready_in = ' 1 ' ) then 
cnt started<= ' 1 '; 
end if ; 
else 
if (stage cnt(2 downto 0) = 6) then 
stage cnt(2 downto 0) <= " 001 "; 
else 
stage_cnt(2 downto 0) <=stage cnt(2 downto 0) + ' 1 '; 
end if ; 
end if ; 
end if ; 
end process Control_Logic_Proc ; 
sample_sel(l downto 0) <=stage cnt(2 downto 1) ; 
vol sel(l) <= stage_cnt(2) ; 
vol_sel(O) <= stage_ cnt(O) ; 
samples ready_out <= ' 1 ' when (stage_cnt(2 downto 0) 
left we <= ' 1 ' when (((stage cnt = 6) or (stage_cnt 
(stage_cnt = 3)) else ' 0 '; 
right_we <= ' 1 ' when ( ((stage_cnt = 1) or (stage cnt 
(stage cnt = 5)) else ' 0 '; 
-- HDL Embedded Text Block 3 Sample_MUX 
-- Sample_MUX 
with sample_sel(l downto 0) select 
5) else ' 0 '; 
2)) or 
4)) or 
sample_data(l5 downto 0) <= left in(l5 downto 0) when " 11 ", 
left_int(l8 downto 3) when " 01 ", 
right in(l5 downto 0) when " 00 ", 
right int(l8 downto 3) when others ; 
-- HDL Embedded Text Block 4 Vol MUX 
-- Vol MUX 
left_ pan(5 downto 0) <= pan(5 downto 0) when (pan(6) = ' 0 ' ) else 
sixty_ three ; 
right_pan(5 downto 0) <= pan_ sub(5 downto 0) when (pan_sub(6) = ' 0 ' ) else 
sixty_ three ; 
with vol_sel(l downto 0) select 
vol_ data(7 downto 0) <= current_vol(6 downto 0) & ' 0 ' when " 10 ", 
left_pan(5 downto 0) & " 00 " when " 00 ", 
right_pan(5 downto 0) & " 00 " when " 11 ", 
master_vol int(7 downto 0) when others ; 
-- HDL Embedded Text Block 5 Mult 
-- Mult 
mult_out(24 downto 0) <= sample_data(l5 downto 0) * vol_data(7 downto 0) ; 
-- HDL Embedded Text Block 6 Mapper 
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-- Mapper 
data(l9 downto 0) <= mult out(24 downto 5) ; 
-- HDL Embedded Text Block 7 Left_Output 
-- Left_Output 
left out(l9 downto 0) <=left int( l 9 downto 0) ; 
-- HDL Embedded Text Block 8 Right Output 
-- Right_Output 
right out(l9 downto 0) <=right int(l9 downto 0) ; 
- - HDL Embedded Text Block 9 Master Volume 
-- Master Volume 
Master_Vol Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
master_vol_int(7 downto 0) <= " 00 1 00000 "; 
VOL_STATE <= ' 0 '; 
elsif (sys_clk ' event and sys elk= ' 1 ' ) then 
case VOL STATE is 
when ' 0 ' => 
if ((vol_up = ' 1 ' ) xor ((vol_downl = ' 1 ' ) or 
(vol_down2 = ' 1 ' ))) then 
if (vol_up = ' 1 ' ) then 
if (master_vol_int(7 downto 0) < 255) then 
master_vol_int(7 downto 0) <= 
master_vol int(7 downto 0) + ' 1 '; 
end if ; 
else 
if (master_vol int(7 downto 0) > 0) then 
master vol int(7 downto 0) <= 
master_vol int(7 downto 0) - ' 1 '; 
end if ; 
end if ; 
VOL STATE<= ' 1 '; 
else 
VOL STATE<= ' 0 '; 
end if ; 
when others => 
if ((vol_up = ' 0 ' ) and (vol downl = ' 0 ' ) and 
(vol_down2 = ' 0 ' )) then 
VOL STATE<= ' 0 '; 
else 
VOL STATE<= ' 1 '; 
end if ; 
end case ; 
end if ; 
end process Master_Vol Proc ; 
master_vol(7 downto 0) <= master_vol int(7 downto 0) ; 
-- HDL Embedded Text Block 10 Subtract 
-- Subtract 
pan_sub(6 downto 0) <= one_twenty_ seven(6 downto 0) - pan(6 downto 0) ; 
Instance port mappings . 
Il N Bit_Reg 
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GENERIC MAP ( 
Number Of Bits => 20 
PORT MAP 
elk => sys elk , 
-
din => data , 
reset => reset , 
we => right we , 
-
dout => right int 
) ; 




Number Of Bits => 20 
PORT MAP 
elk => sys elk , 
-
din => data , 
reset => reset , 
we => left we , 
-
dout => left int 
) ; 
END struct ; 
G.27 Number MUX 
Author : Ryan Makos 
Date 8/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Number MUX 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
US E ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 












std_logic_vector (9 DOWNTO 0) ; 
std_logic ; 
unsigned (7 DOWNTO 0) ; 
std_logic_vector (9 DOWNTO 0) 
ARCHITECTURE Number MUX Arch OF Number MUX IS 
BEGIN 
Number(9 downto 0) <= Song_ Number(9 downto 0) when 
(display_volume = ' 0 ' ) else 
CONV_STD_LOGIC_VECTOR( " OO " & master_vol(7 downto 0) , 10) ; 
END Number MUX Arch ; 
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G.28 Pan 
Author : Ryan Makos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Pan 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Pan IS 
PORT ( 
pdata6 IN std_logic_vector 
sdata6 IN std_logic_vector 
sel6 IN std_logic ; 
ndata6 OUT std_logic_vector 
) i 
END Pan i 
ARCHITECTURE Pan Arch OF Pan IS 
BEGIN 
with sel6 select 
(6 DOWN TO 0) i 
(6 DOWN TO 0) i 
( 6 DOWNTO 0) 
ndata6(6 downto 0) <= pdata6(6 downto 0) when ' 0 ', 
sdata6(6 downto 0) when others ; 
END Pan_Arch ; 
G.29 Release Vol Dec 
Author : Ryan Makos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Release Vol Dec 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_ unsigned . all ; 
ENTITY Release Vol Dec IS 
PORT( 
pdata8 IN std logic_vector 
sdata8 IN std_logic_vector 
sel8 IN std_logic ; 
ndata8 OUT std_logic_vector 
) i 
END Release Vol Dec 
(7 DOWN TO 0) i 
(7 DOWNTO 0) i 
(7 DOWN TO 0) 
ARCHITECTURE Release Vol Dec Arch OF Release Vol Dec IS 
BEGIN 
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with sel8 select 
ndata8(7 downto 0) <= pdata8(7 downto 0) when ' 0 ', 
sdata8(7 downto 0) when others ; 
END Release Vol Dec Arch ; 
- -
G.30 Reset Counter 
The Reset Counter block in FPGA 2 is the same as the Reset Counter block m 
FPGA 1. See Appendix D, Section 10 for a listing of the VHDL code. 
G.31 SDRAM Controller 
Author : Ryan Mokos 
Date 2/2003 
Hierarchy : 
FPGA 2 >> SDRAM Contro l ler 
LIBRARY ieee ; 
USE ieee . std_ logic 1164 . all ; 
USE ieee . std_ logic_arith . all ; 
USE ieee . std_logic unsigned . all ; 








SDRAM Cont ready 
SDRAM ba 
SDRAM cas n 
SDRAM done 
SDRAM out addr 
SDRAM ras n 
SDRAM we n 
SDRAM data 
SDRAM out data 















std logic vector 
- -
std logic ; 
std logic ; 
std logic ; 
-
std logic ; 
-
std logic ; 
-
std_1ogic_vector 
std logic ; 
-
std logic ; 
-
std_logic_vector 
std logic ; 
std logic ; 
std logic vector 
-
-
std logic vector 
-
(23 DOWNTO 0) ; 
( 1 DOWN TO 0 ) ; 
(12 DOWNTO 0) ; 
( 31 DOWNTO 0) ; 
( 31 DOWNTO 0) 
ARCHITECTURE SDRAM Controller Arch OF SDRAM Controller IS 
-- State type for state machine 
type STATE_ TYPE is ( 
INIT_DELAY , 
PRECHARGE_ ALL , 






AUTO_ REFRESH , 
AR_NOP , 






WRITE NOP 2 
type encoding_style is (BINARY , ONEHOT , TWOHOT , GRAY , RANDOM) ; 
attribute TYPE_ENCODING_STYLE : encoding_style ; 
attribute TYPE ENCODING STYLE OF STATE TYPE : TYPE IS GRAY ; 
-- State machine variables 
signal CURRENT STATE STATE TYPE ; 
signal NEXT STATE STATE_TYPE ; 
-- Registered outputs 
signal SDRAM ras n int 
signal SDRAM cas n int 
signal SDRAM we n int 
signal SDRAM_done_int 
signal SDRAM_ Cont_ready_int 
signal SDRAM ba int 
signal SDRAM out addr int 
signal SDRAM data int 
signal SDRAM out data int 






std_logic_vector(l downto 0) ; 
std_logic_vector(12 downto 0) ; 
std_logic_vector(31 downto 0) ; 
std_logic_vector(31 downto 0) ; 
signal refresh cnt std logic_vector(S downto 0) ; 
signal refreshes_needed : std_logic_vector(3 downto 0) ; 
-- Other internal signals 
signal ba addr int std logic_vector(l downto 0) ; 
signal col addr int std_logic_vector(B downto 0) ; 
signal count std_logic_vector(13 downto 0) ; 
signal small count std_logic_vector(l downto 0) ; 
signal read_just_done std_logic ; 
signal aref num std_logic ; 
BEGIN 
SDRAM Refresh Proc : process(reset , sys elk) 
begin 
if (reset= ' 1 ' ) then 
refresh_cnt(S downto 0) <= " 000000000 "; 
refreshes_needed(3 downto 0) <= " 0000 "; 
elsif (sys_clk ' event and sys_clk = ' 1 ' ) then 
if (refresh_cnt(S downto 0) = 385) then 
refresh_cnt(B downto 0) <= " 000000000 "; 
if (refreshes_needed(3 downto 0) /= " 1111 " ) then 
refreshes_needed(3 downto 0) <= 
refreshes needed(3 downto 0) + ' 1 '; 
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end if ; 
else 
if (CURRENT STATE = AUTO_REFRESH) then 
if (refreshes_needed(3 downto 0) /= " 0000 " ) then 
refreshes_needed(3 downto 0) <= 
refreshes needed(3 downto 0) - 1 1 1 ; 
end if ; 
end if ; 
refresh cnt(8 downto 0) <= refresh_cnt(8 downto 0) + 1 1 1 ; 
end if ; 
end if ; 
end process SDRAM_Refresh_Proc ; 
Clocked_Proc : process(sys elk , reset) 
begin 
if (reset = 1 1 1 ) then 
SDRAM_ras_n_int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
SDRAM_Cont_ready_int <= 1 0 1 ; 
SDRAM_ba_int(1 downto 0) <= " 00 "; 
SDRAM_out_addr_int(12 downto 0) <= 
SDRAM_data_int(31 downto 0) <= 
SDRAM_out_data_int(31 downto 0) <= 
ba_addr_int(1 downto 0) <= (others 
col_addr_int(8 downto 0) <= (others 
count(13 downto 0) <= (others 
small count(1 downto 0) <= (others 
read_just_done <= 1 0 1 ; 




=> I 0 I ) i 
=> I 0 I ) i 
=> I 0 I ) i 
=> I 0 I ) i 
CURRENT STATE <= INIT DELAY ; 
elsif (sys_clk 1 event and sys elk= 1 1 1 ) then 
CURRENT STATE <= NEXT STATE ; 
case CURRENT STATE is 
when INIT DELAY => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
- --
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
- -
SDRAM_Cont_ready_int <= 1 0 1 ; 
I 0 I ) i 
I z I ) i 
I z I ) i 
count(13 downto 0) <= count(13 downto 0) + 1 1 1 ; 
when PRECHARGE ALL => 
when 
SDRAM ras n int <= I 0 I i 
SDRAM cas n int <= I 1 I i 
SDRAM we n int <= I 0 I i 
SDRAM done int <= I 0 I i 
a ref num <= I 0 I i 
-
INIT AUTO REFRESH => 
SDRAM ras n int <= 1 0 1 ; 
- --
SDRAM cas n int <= 1 0 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
- -
small_count(1 downto 0) <= " 00 "; 
when INIT NOP 1 => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
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SDRAM_we_n_int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
if (small_count(l downto 0) = 2) then 
if (aref_num = 1 0 1 ) then 
aref num <= 1 1 1 ; 
end if ; 
else 
small count(l downto 0) <=small count(l downto 0) + 1 1 1 ; 
end if ; 
when LOAD MODE REG => 
SDRAM ras n int <= 1 0 1 ; 
SDRAM cas n int <= 1 0 1 ; 
SDRAM wen int <= 1 0 1 ; 
SDRAM_done_int <= 1 0 1 ; 
SDRAM out addr int(l2 downto 0) <= " 0000000100000 "; 
when INIT NOP 2 => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM_we_n_int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
when AUTO REFRESH => 
if (refreshes needed(3 
-
SDRAM ras n int <= 
SDRAM cas n int <= 
else 
SDRAM ras n int <= 
SDRAM cas n int <= 
end if ; 
SDRAM_we_n_int <= 1 1 1 ; 
down to 0) 
I 0 I ; 
I 0 I ; 
I 1 I ; 
I 1 I ; 
SDRAM done int <= 1 0 1 ; 
SDRAM_Cont_ready_int <= 1 1 1 ; 
small_count(l downto 0) <= " 00 "; 
when AR NOP => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
- --
SDRAM_we_n_int <= 1 1 1 ; 
> 0) then 
SDRAM_out_data int(31 downto 0) <= (others=> 1 Z 1 ) ; 
if (read_just_done = 1 1 1 ) then 
else 
SDRAM_data_int(31 downto 0) <= 
SDRAM_out_data(31 downto 0) ; 
read_just_done <= 1 0 1 ; 
SDRAM_data_int(31 downto 0) <= (others => 1 Z 1 ) ; 
end if ; 
if (small_count(l downto 0) = 2) then 
if (SDRAM_read = 1 1 1 ) then 
else 
SDRAM done int <= 1 1 1 ; 
else 
SDRAM done int <= 1 0 1 ; 
end if ; 
small count(l downto 0) <= small_count(l downto 0) + 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
end if ; 
when ACTIVE READ => 
SDRAM ras n int <= 1 0 1 ; 
SDRAM cas n int <= 1 1 1 ; 
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SDRAM wen int <= 1 1 1 ; 
- --
SDRAM done int <= 1 0 1 ; 
- -
SDRAM_ba_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
ba_addr_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
SDRAM_ out_addr_int(l2 downto 0) <= SDRAM_addr(21 downto 9) ; 
col addr_int(B downto 0) <= SDRAM_addr(B downto 0) ; 
read_just_done <= 1 1 1 ; 
when READ => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 0 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 0 1 ; 
- -
SDRAM_ba_int(l downto 0) <= ba addr int(l downto 0) ; 
SDRAM_out_addr int(B downto 0) <= col_addr_int(B downto 0) ; 
SDRAM_ out_addr_int(lO) <= 1 1 1 ; -- Enable Auto- Precharge 
SDRAM_ data_int(3 1 downto 0) <= SDRAM_out_data(31 downto 0) ; 
SDRAM_ out_data_int(31 downto 0) <= (others=> 1 Z 1 ) ; 
when READ NOP => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
- - -
SDRAM_data int(31 downto 0) <= (others=> 1 Z 1 ) ; 
if (SDRAM_read = 1 1 1 ) then 
SDRAM done int <= 1 1 1 ; 
else 
SDRAM done int <= 1 0 1 ; 
end if ; 
when ACTIVE WRITE => 
SDRAM ras n int <= 1 0 1 ; 
SDRAM cas n int <= 1 1 1 ; 
SDRAM wen int <= 1 1 1 ; 
SDRAM done int <= 1 1 1 ; 
- -
SDRAM_ba_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
ba_addr_int(l downto 0) <= SDRAM_addr(23 downto 22) ; 
SDRAM_out addr_int(l2 downto 0) <= SDRAM_addr(21 downto 9) ; 
col_ addr_ int(B downto 0) <= SDRAM_addr(B downto 0) ; 
SDRAM_out_data int(31 downto 0) <= SDRAM_data(31 downto 0) ; 
read_just_done <= 1 0 1 ; 
when WRITE => 
SDRAM ras n int <= 1 1 1 ; 
SDRAM cas n int <= 1 0 1 ; 
SDRAM wen int <= 1 0 1 ; 
SDRAM done i nt <= 1 0 1 ; 
- -
SDRAM_ba_int(l downto 0) <= ba addr int(l downto 0) ; 
SDRAM out addr int(B downto 0) <= col_addr_int(B downto 0) ; 
SDRAM_out_addr_int(lO) <= 1 1 1 ; -- Enable Auto- Precharge 
SDRAM_data_int(3 1 downto 0) <= (others=> 1 Z 1 ) ; 
when WRITE NOP 1 => 
SDRAM ras n int <= I 1 I i 
-
- -
SDRAM cas n int <= I 1 I i 
SDRAM we n int <= I 1 I i 
- - -
SDRAM done int <= I 0 I i 
when WRITE NOP 2 => 
SDRAM ras n int <= I 1 I i 
SDRAM cas n int <= I 1 I i 
-
- -
SDRAM we n int <= I 1 I i 
SDRAM done int <= I 0 I i 
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SDRAM_out_data_int(31 downto 0) <= (others=> ' Z ' ) ; 
when others => 
null ; 
end case ; 
end if ; 
end process Clocked Proc ; 
NextState Proc : process(CURRENT STATE , count , small count , aref_num, 
SDRAM_read , SDRAM write) 
begin 
case CURRENT STATE is 
when INIT DELAY => 
if (count(l3 downto 0) = 10000) then 
NEXT STATE <= PRECHARGE ALL ; 
else 
NEXT STATE <= INIT DELAY ; 
end if ; 
when PRECHARGE ALL => 
NEXT STATE <= INIT AUTO REFRESH ; 
- -
when INIT AUTO REFRESH => 
- -
NEXT STATE <= INIT NOP 1 ; 
when INIT NOP 1 => 
if (small_count(l downto 0) = 2) then 
if (aref_num = ' 1 ' ) then 
NEXT STATE <= LOAD MODE REG ; 
- -
else 
NEXT STATE <= INIT AUTO REFRESH ; 
end if ; 
else 
NEXT STATE <= INIT NOP 1 ; 
end if ; 
when LOAD MODE REG => 
NEXT STATE <= INIT_NOP_2 ; 
when INIT NOP 2 => 
NEXT STATE <= AUTO REFRESH ; 
when AUTO REFRESH => 
NEXT STATE <= AR NOP ; 
when AR NOP => 
if (small count(l downto 0) = 2) then 
if (SDRAM_read = ' 1 ' ) then 
NEXT STATE <= ACTIVE READ ; 
elsif (SDRAM_write = ' 1 ' ) then 
NEXT STATE <= ACTIVE WRITE ; 
else 
NEXT STATE <= AUTO REFRESH ; 
end if ; 
else 
NEXT STATE <= AR NOP ; 
end if ; 
when ACTIVE READ => 
NEXT STATE <= READ ; 
when READ => 
NEXT STATE <= READ NOP ; 
when READ NOP => 
if (SDRAM_read = ' 1 ' ) then 
NEXT STATE <= ACTIVE READ ; 
else 
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NEXT STATE <= AUTO_REFRESH ; 
end if ; 
when ACTIVE WRITE => 
NEXT STATE <= WRITE ; 
when WRITE => 
NEXT STATE <= WRITE NOP 1 ; 
when WRITE NOP 1 => 
NEXT STATE <= WRITE_NOP_2 ; 
when WRITE NOP 2 => 
if (SDRAM_write = ' 1 ' ) then 
NEXT STATE <= ACTIVE WRITE ; 
else 
NEXT STATE <= AUTO REFRESH ; 
end if ; 
when others => 
NEXT STATE <= INIT DELAY ; 
end case ; 
end process NextState Proc ; 
-- Assign outputs 
SDRAM ras n <= SDRAM ras n int ; 
SDRAM cas n <= SDRAM cas n int ; 
- --
SDRAM we n <= SDRAM_we n int ; 
SDRAM done <= SDRAM_done int; 
SDRAM_Cont ready <= SDRAM Cant 




SDRAM_ba_int(1 downto 0) ; 
SDRAM_out_addr int(12 downto 0) ; 
SDRAM_data_int(31 downto 0) ; 
SDRAM_out_addr(12 downto 0) 
SDRAM_data(31 downto 0) 
SDRAM_out_data(31 downto 0) <= SDRAM_out_data int(31 downto 0) ; 
END SDRAM Controller Arch ; 
- -
G.32 SDRAM MUX 
Author : Ryan Makos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> SDRAM MUX 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee .s td_1ogic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 

















std_logic_vector (23 DOWNTO 0) ; 




std_logic_vector (23 DOWNTO 0) ; 
std_logic 
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END SDRAM_MUX ; 
ARCHITECTURE SDRAM MUX Arch OF SDRAM MUX IS 
BEGIN 
with sel select 
addr(23 downto 0) <= addr_ a(23 downto 0) when ' 0 ', 
addr_b(23 downto 0) when others ; 
with sel select 
read <= read a when ' 0 ', 
read b when others ; 
END SDRAM_MUX_Arch ; 
G.33 Sample_Fetch 
Author : Ryan Makos 
Date 4 / 2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor >> Sample Fetch 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 










































std_logic_vector (35 DOWNTO 6); 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (23 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_logic_vector (5 DOWNTO 0) ; 
std_logic 
ARCHITECTURE Sample Fetch Arch OF Sample Fetch IS 
-- Registers for outputs 
signal BRAM addr04 int std_logic_vector(6 downto 0) ; 
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signal SDRAM addr int 
signal addr out int 
signal vol out i nt 
signal pan_out_int 
signal sample flag_addr int 
signal user_wave_flag_int 
signal BRAM we04 int 
std_logic_vector(23 downto 0) ; 
std_ logic_vector(12 downto 6) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(5 downto 0) ; 
std_logic ; 
std_ logic ; 
signal SDRAM read int 
signal read_sample int 
std_ logic ; 
std_ logic ; 
-- Internal signals 
signal first_note 
signal flag_ buf 
signal note cnt 
signal addr int 
signal vo l buf 
signal pan_buf 
signal addr buf 
std_logic ; 
std_logic ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(23 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(12 downto 6) ; 





Fetch Proc : process(sys elk , reset) 
-
(reset = ' 1 ' ) then 
-- Registered outputs 
BRAM addr04 int(6 down to 0) <= (others 
- -
SDRAM addr int (23 down to 0) <= (others 
-
-
addr out int(12 down to 6) <= (others 
- -
vol out int(6 down to 0) <= (others 
- -
pan out int(6 down to 0) <= (others 
- -
sample flag addr int(5 down to 0) <= (others 
- -
user_ wave_flag_int <= 
BRAM we04 int <= 
SDRAM read int <= 
read_sample_int <= 
-- Internal signals 
first note<= ' 0 '; 
flag_buf <= ' 0 '; 
note_ cnt(6 downto 0) 
addr_int(23 downto 0) 
vol_buf(6 downto 0) 
pan_buf(6 downto 0) 
addr_ buf(12 downto 6) 
FETCH STATE<= " 000 "; 
' 0 ' ; 
' 0 ' ; 
' 0 ' ; 
' 0 ' ; 
<= (others=> ' 0 ' ) ; 
<= (others=> ' 0 ' ) ; 
<= (others=> ' 0 ' ) ; 
<= (others=> ' 0 ' ) ; 
<= (others=> ' 0 ' ) ; 
-- 0 : WAIT FOR CMD 
elsif (sys_ clk ' event and sys elk= ' 1 ' ) then 
case FETCH STATE is 
when " 000 " => - - 0 : WAIT FOR CMD 
BRAM we04 int <= ' 0 '; 
SDRAM read int <= ' 0 '; 
read_sample int <= ' 0 '; 
first note<= ' 1 '; 
note cnt(6 downto 0) <= " 0000000 "; 
if (Process_Samples = ' 1 ' ) then 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
=> ' 0 ' ) ; 
FETCH STATE <= " 001 "; -- 1 : FETCH NOTE 0 
else 
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FETCH_STATE <= " 000 "; 0 : WAIT FOR CMD 
end if ; 
when " 001 " => - - 1 : FETCH NOTE 0 
BRAM_addr04_int(6 downto 0) <=note cnt(6 downto 0) ; 
samp1e_flag_addr_int(5 downto 0) <=note cnt(5 downto 0) ; 
FETCH STATE <= " 010 "; 2 : DELAY 
when " 010 " => - - 2 : DELAY 
FETCH_STATE <= " 011 "; 3 : READ NOTE 
when " 011 " => -- 3 : READ NOTE 
if (flag_out = ' 0 ' ) then 
SDRAM_addr_int(23 downto 0) <= 
' 0 ' & current_addr(35 downto 13) ; 
else 
SDRAM addr int(23 downto 0) <= 
current addr(35 downto 12) ; 
end if ; 
addr_int(23 downto 0) <=current addr(35 downto 12) ; 
SDRAM_read_int <= ' 1 '; 
user_wave flag_int <= flag_buf ; 
flag_buf <= f1ag_out ; 
addr_out_int(12 downto 6) <= addr buf(12 downto 6) ; 
addr_buf(12 downto 6) <= current_addr(12 downto 6) ; 
vol_out_int(6 downto 0) <= vol_buf(6 downto 0) ; 
vol_buf(6 downto 0) <= current_vol(6 downto 0) ; 
pan_out int(6 downto 0) <= pan_buf(6 downto 0) ; 
pan_buf(6 downto 0) <= pan(6 downto 0) ; 
if (first note= ' 1 ' ) then 
first note<= ' 0 '; 
else 
read_sample int <= ' 1 '; 
end if; 
FETCH STATE<= " 100 "; 4 : END READ 
when " 100 " => -- 4 : END READ 
read_sample_int <= ' 0 '; 
if (SDRAM_done = ' 1 ' ) then 
note_cnt(6 downto 0) <= note_cnt(6 downto 0) + ' 1 '; 
addr_int(23 downto 0) <= addr_int(23 downto 0) + ' 1 '; 
FETCH STATE <= " 101 "; 5 : WAIT FOR DONE 
else 
FETCH STATE <= " 100 "; 
end if ; 
when " 101 " => - - 5 : WAIT FOR DONE 
4 : END READ 
BRAM_addr04_int(6 downto 0) <= note_cnt(6 downto 0) ; 
if (flag_buf = ' 0 ' ) then 
SDRAM_addr int(23 downto 0) <= 
' 0 ' & addr_int(23 downto 1) ; 
else 
SDRAM addr_int(23 downto 0) <= addr int(23 downto 0) ; 
end if ; 
sample_flag_addr_int(5 downto 0) <= note_cnt(5 downto 0) ; 
if (note cnt(6 downto 0) = 65) then 
FETCH STATE <= " 110 "; 6 : WAIT FOR END 
elsif (SDRAM_done = ' 1 ' ) then 
FETCH STATE <= " 011 "; 3: READ NOTE 
else 
FETCH STATE <= " 101 "; 
end if ; 
5 : WAIT FOR DONE 
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when others => -- 6 : WAIT FOR END 
SDRAM read int <= ' 0 '; 
if (Process Samples= ' 0 ' ) then 
FETCH STATE <= " 000 "; 0 : WAIT FOR CMD 
else 
FETCH STATE <= " 110 "; 
end i f ; 
6 : WAIT FOR END 
end case ; 
end if ; 
end process Sample Fetch Proc ; 
-- Assign outputs 
BRAM_addr04(7) <= ' 0 '; 
BRAM_addr04(6 downto 0) <= BRAM_addr04 int(6 downto 0) ; 
BRAM_we04 <= BRAM_we04_ int ; 
SDRAM_addr(23 downto 0) <= SDRAM_addr_int(23 downto 0) ; 
SDRAM_read <= SDRAM_read_int ; 
addr_ out(6 downto 0) <= addr_out int (12 downto 6) ; 
vo1_out(6 downto 0) <= vol_out_int( 6 downto 0) ; 
pan_ out(6 downto 0) <= pan_out_int(6 downto 0) ; 
samp1e_f1ag_addr(5 downto 0) <=sample flag_addr_int(5 downto 0) ; 
user_wave_ flag <= user_wave_f1ag int; 
read_samp1e <= read_sample int ; 
END Sample Fetch_Arch ; 
G.34 Sample_Processor (Structure File Generated by HDL Designer for 
Schematic) 
Author : Ryan Mokos 
Date 4/2004 
Hierarchy : 
FPGA 2 >> Music Processor >> Sample Processor 
This file was generated for the Sample Processor schematic by HDL 
Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_1164.all ; 
USE ieee . std_1ogic_arith . all ; 
USE ieee . std_1ogic_unsigned . all ; 
ENTITY Sample Processor IS 
PORT ( 
BRAM doutO IN 
BRAM dout3 IN 
BRAM dout4 IN 
Play_Music IN 
Process_Samples IN 
SDRAM data IN 
SDRAM done IN 
detect distortion IN 
flag_ out IN 
reset IN 
std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (31 DOWNTO 0) ; 
std_logic_vector (3 1 DOWNTO 0) ; 
std_logic ; 
std_logic ; 



































std_logic_vector (7 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (15 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (15 DOWNTO 0) ; 
std_logic_vector (23 DOWNTO 0) ; 
std_logic ; 
unsigned (7 DOWNTO 0) ; 
std_ logic_vector (5 DOWNTO 0) 
VHDL Architecture FPGA 2 . Sample Processor . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee.std_logic_1164.all; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY FPGA_2; 
ARCHITECTURE struct OF Sample Processor IS 
Architecture declarations 
Internal signal declarations 
SIGNAL current addr 
SIGNAL current addrl 
SIGNAL current vo l 
SIGNAL current vol1 
SIGNAL current vo12 
SIGNAL left_sample2 
SIGNAL left_ sample3 











SIGNAL user wave flag 
SIGNAL vol down2 
std_logic_vector(35 DOWNTO 6) ; 
std_logic_vector(6 DOWNTO 0) ; 
std_logic_vector(6 DOWNTO 0) ; 
std_logic_vector(6 DOWNTO 0) ; 
unsigned(6 DOWNTO 0) ; 
signed(15 DOWNTO 0) ; 
signed(19 DOWNTO 0) ; 
signed(15 DOWNTO 0) ; 
std_ logic_ vector(6 DOWNTO 0) ; 
std_logic_vector(6 DOWNTO 0) ; 
unsigned(6 DOWNTO 0) ; 
std_ logic ; 
signed(15 DOWNTO 0) ; 
signed(19 DOWNTO 0) ; 







































signed (15 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
std_logic 









































END COMPONENT ; 











































signed (15 DOWN TO 0) ; 
signed (15 DOWN TO 0) ; 
std_l ogic ; 
std logic_vector (15 DOWNTO 0) ; 
-





std logic ; 
-
std _logic_vector (31 DOWN TO 0) ; 
std logic_vector ( 6 DOWNTO 
-
std logic_vector ( 6 DOWNTO 
-
std_logic_vector ( 6 DOWNTO 
std logic 
-
std logic ; 
-
std logic ; 
unsigned ( 6 DOWN TO 0) ; 
signed ( 15 DOWN TO 0) ; 
unsigned ( 6 DOWN TO 0) ; 





unsigned (6 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
unsigned (6 DOWNTO 0) ; 
signed (15 DOWNTO 0) ; 
signed (19 DOWNTO 0) ; 

















END COMPONENT ; 
COMPONENT Sample Fetch 
PORT ( 
Process Samples IN 
SDRAM done IN 
current addr IN 




BRAM addr04 OUT 
BRAM we04 OUT 
SDRAM addr OUT 
SDRAM read OUT 
addr out OUT 
vol out OUT 
pan_out OUT 
read_sample OUT 
user_wave flag OUT 
sample_flag_addr OUT 
flag_ out IN 
) ; 
END COMPONENT ; 
std_logic ; 
unsigned (7 DOWNTO 0) 
std_logic 
std_logic 
std_logic_vector (35 DOWNTO 6) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (7 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (23 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic 
std_logic ; 
std_logic_vector (5 DOWNTO 0) ; 
std_logic 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL Accumulator USE ENTITY FPGA 2 . Accumulator ; 
FOR ALL Distortion Detector USE ENTITY FPGA 2 . Distortion Detector ; 
- -
FOR ALL Interpolator USE ENTITY FPGA_2 . Interpolator ; 
FOR ALL Note Volume USE ENTITY FPGA 2 . Note Volume ; 
- -
FOR ALL Sample_ Fetch USE ENTITY FPGA_2 . Sample Fetch ; 
BEGIN 
pragma synthesis on 
Architecture concurrent statements 
HDL Embedded Text Block 1 Connector 
Connector 
current_addr(35 downto 6) <= BRAM_dout0(31 downto 2) ; 
current_vol(6 downto 0) <= BRAM_dout3(23 downto 17) ; 
pan(6 downto 5) <= BRAM_dout3(1 downto 0) ; 
pan(4 downto 0) <= BRAM_dout4(31 downto 27) ; 
Instance port mappings . 
I3 : Accumulator 










=> Process_Samples , 
=> left sample3 , 
=> reset , 
=> right_sample3 , 
=> samples_ready3 , 
=> sys_clk , 
=> Process_Samples 
=> left_sample4 , 
=> right sample4 , 
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done , 
samples ready_out => samples ready4 
) ; 
!4 : Distortion Detector 
PORT MAP ( 
) ; 
detect distortion => 
left in => 
right_in => 
samples_ready => 
left out => 
right_out => 
val down => 
detect_distortion , 









=> reset , 
=> sys elk , 
=> Play_Music 
Il : Interpolator 
PORT MAP ( 
Process_ Samples => Process_Samples , 
SDRAM data => SDRAM_data , 













!2 : Note Volume 












=> current_voll , 
=> panl , 
=> read sample , 
=> reset , 
=> sys_clk , 
=> current vol2 , 
=> left_sample2 , 
=> pan2 , 
=> right sample2 , 
=> samples_ready2 , 
=> user_wave flag 
=> current_vol2 , 
=> left_sample2 , 
=> pan2 , 
=> right_sample2 , 
=> left_sample3 , 
=> right sample3 , 
=> volume_up , 
=> volume_down , 
=> vol_down2 , 
=> reset , 





=> samples_ready2 , 
=> samples_ready3 , 
=> Process_Samples , 
=> master val 
) ; 
IO : Sample_Fetch 






=> Process_Sarnples , 
=> SDRAM done , 
=> current_addr , 
=> current_ vol , 
















END struct ; 
G.35 Shift_Reg 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
=> reset , 
=> sys_clk , 
=> BRAM_addr04 , 
=> BRAM_we04 , 
=> SDRAM_addr , 
=> SDRAM_read , 
=> current addrl , 
=> current_voll , 
=> panl , 
=> read_sample , 
=> user_wave_flag , 
=> sample_flag_addr , 
=> flag_out 
FPGA 2 >> Music Processor >> Shift_ Reg 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
USE ieee . std_logic arith . all ; 
USE ieee . std_ logic_ unsigned . all ; 















std_logic_vector (15 DOWNTO 0) ; 
std_logic_vector (15 DOWNTO 0) ; 
std_logic ; 
std_logic 
ARCHITECTURE Shift_Reg_Arch OF Shift_Reg IS 
signal Audio Out int std logic ; 
BEGIN 
Shift_Reg_Proc : process(BCK , load_data) 
variable reg : std_logic_vector(31 downto 0) ; 
begin 
if (BCK ' event and BCK = ' 0 ' ) then 
if (load_data = ' 1 ' ) then load 
reg(31 downto 16) · =Left Channel Sample(l5 downto 0) ; 
reg(l5 downto 0) Right_Channel_Sample(l5 downto 0) ; 
Audio Out int <= Left_Channel Sample(l5) ; 
else -- shift left 
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reg(31 downto 1) reg(30 downto 0) ; 
reg(O) ' Z '; 
Audio Out int <= reg(31) ; 
end if ; 
end if ; 
end process Shift_Reg_Proc ; 
Audio Out <= Audio Out int ; 
END Shift Reg_Arch ; 
G.36 Start_Loop_Addr 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> Event Processor >> Start_Loop_Addr 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic unsigned . all ; 













(23 DOWN TO 0) ; 
(23 DOWN TO 0) ; 
(23 DOWN TO 0) 
ARCHITECTURE Start_Loop_Addr Arch OF Start_Loop_Addr IS 
BEGIN 
with sel2 select 
ndata2(23 downto 0) <= pdata2(23 downto 0) when ' 0 ', 
sdata2(23 downto 0) when others ; 
END Start_Loop_Addr_Arch ; 
G.37 User_ Wave_Flags 
Author : Ryan Mokos 
Date 10/2003 
Hierarchy : 
FPGA 2 >> Music Processor >> User_Wave Flags 
LIBRARY ieee ; 
USE ieee . std_logic 1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
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std_logic_vector (5 DOWNTO 0) ; 
std_logic ; 
std_logic ; 
std_logic_vector (5 DOWNTO 0) ; 
std_logic ; 
std_logic 
ARCHITECTURE Use r _Wave_Flags_Arch OF User_Wave_Flags IS 




s i gnal stopping_flag_write 
component RAM32X1S 
port ( 
0 out std ulogic ; 
-
AO in std ulogic ; 
Al in std ulogic ; 
A2 in std_ulogic ; 
A3 in std ulogic ; 
-
A4 in std_ulogic ; 
D in std ulogic ; 
-
WCLK in std_ulogic ; 
WE in std ulogic 
-) ; 
end component ; 
BEGIN 
std_ logic ; 
std_logic ; 
std_logic ; 
std_l ogic ; 
flag_addr(5 downto 0) <= event_flag_addr(5 downto 0) when 
(MUX_sel = 1 0 1 ) else sample flag_addr(5 downto 0) ; 
playing_flag write <= flag_write when (flag_ addr(5) 
stopping_f l ag_write <= flag_write when (flag_addr(5) 
Note Playing_Flags : RAM32X1S 
port map ( 
) ; 
0 => playing_flag out , 
AO => flag_addr(O) , 
Al => f l ag_addr(l) , 
A2 => flag_addr(2) , 
A3 => flag_addr(3) , 
A4 => flag_addr(4) , 
D => flag_in , 
WCLK => sys_clk , 
WE => playing_flag_write 
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I 0 I ) else I 0 I i 
1 1 1 ) else 1 0 1 ; 
Note Stopping_Flags : RAM32XlS 
port map ( 
) ; 
0 => stoppi ng_flag out , 
AO => flag_ addr(O) , 
Al => flag_addr(l) , 
A2 => flag_addr(2) , 
A3 => flag_addr(3) , 
A4 => flag_addr(4) , 
D => flag_in , 
WCLK => sys_ clk , 
WE => stopping_flag_write 
flag_ out <= playing_ flag_ out when (flag_addr(5) 
stopping_ flag_ out ; 
END User_Wave Flags_Arch ; 
G.38 Zero Out Max Vol 
Author : Ryan Mokos 
Date 4/2003 
Hierarchy : 
' 0 ' ) e l se 
FPGA 2 >> Music Processor >> Event Processor >> Zero Out Max Vol 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_ logic_unsigned . all ; 




zero out sel 
nndata5 




std_logic_ vector (6 DOWNTO 0) ; 
std_logic ; 
std_logic_vector (6 DOWNTO 0) 
ARCHITECTURE Zero Out Max Vol Arch OF Zero Out Max Vol IS 
BEGIN 
with zero out sel select 
nndata5(6 downto 0) <= ndata5(6 downto 0) when ' 0 ', 
(others=> ' 0 ' ) when others ; 
END Zero Out Max Vol Arch ; 
- - - -
G.39 Zero Out Vol 




-- FPGA 2 >> Music Processor >> Event Processor >> Zero Out Vol 
LIBRARY ieee ; 
USE ieee . std_logic_1164.all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned.all ; 




zero out sel 
nndata4 




std_logic_vector (14 DOWNTO 0) ; 
std_logic ; 
std_logic_ vector (14 DOWNTO 0) 
ARCHITECTURE Zero Out Vol Arch OF Zero Out Vol IS 
BEGIN 
with zero out sel select 
nndata4(14 downto 0) <= ndata4(14 downto 0) when ' 0 ', 
(others=> ' 0 ' ) when others ; 




STATE DIAGRAMS OF FPGA 2 VHDL COMPONENTS 
Figures H.1-H.8 show state diagram representations of eight of the VHDL components of 
the program FPGA_2. The SDRAM_Controller, Ctrl_Debouncer, and Digit_MUX blocks in 
FPGA _ 2 have identical state diagram representations as those of FPGA _1. See Figures E.3 (p. 
144), E.4 (p. 145), and E.7 (p. 146), respectively. 
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(Process_Events_done = '1') and 
(Piay_Music = '0') 
(Process_Events_done = '1') and 
(Piay_Music = '1') 
(LRCK = '1') and 
(Piay_Music = '1') 





Figure H.2: State Diagram Representation of the Event_ Decoder Block Logic in FPGA_2 
j note_cnt = 65 
Figure H.3: State Diagram Representation ofthe Sample_Fetch Block Logic in FPGA_2 
j read_sample = '1 ' 
Figure H.4: State Diagram Representation of the Interpolator Block Logic in FPGA_2 
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I note_cnt = 63 
Figure H.5: State Diagram Representation of the Accumulator Block Logic in FPGA _ 2 





1--------1 ~~~:~~~)Reached = '0') aoo 
Figure H.7: State Diagram Representation of the Control_Logic Block Logic in FPGA_2 
Figure H.8: State Diagram Representation of the Command_Debouncer Block Logic in FPGA_2 
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APPENDIX I 
CPLD HDL DESIGNER SCHEMATICS 
Figure I.l shows the top-level schematic of the CPLD program. Figure I.2 shows the 
schematic of the Digit_ Display_ Interface in the CPLD program. Figure I.3 shows the schematic 
of the VSPROM block in the CPLD program. 
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-- Output serialized data when enabled and not term count 
d_out <= d_out_bufwhen (term_cnt_dtct = '0' and ldc_done= '0') else 'Z' ; 
-- Output signal for selecting the programming control logic 
programming <= '1' when (term_cnt_dtct = '0' and ldc_done= '0') else '0'; 
fpga_prog 
--Feed address counter from VPcounter to address output 
-
rom_addr <= rom_addr_int(addr_bits -1 downto 0) + "001000000000000000"; 
CPLD current proa 
-
Program_ Changer - -- Enable flash for reading 
rom_ce <= '0'; 
rom_oe <= '0'; 
rom we <= '1'· 
Figure 1.3: HDL Designer Schematic ofthe VSPROM Block in the CPLD Program 
APPENDIXJ 
CPLD VHDL CODE 
The VHDL representation of the HDL Designer schematics in Appendix I, as well as all 
blocks shown in the schematics, is given in this appendix. Section titles correspond with the 
block names from the schematics. This VHDL code was synthesized using Leonardo Spectrum 
and Xilinx Alliance software. Note that the option to preserve the hierarchy during synthesis 
was not utilized, and all CPLD macrocells were set to low power mode. 
J.l CPLD (Structure File Generated by HDL Designer for Schematic) 
Author : Ryan Mokos 
Date : 4/2004 
Hierarchy : 
CPLD 
This file was generated for the top- level CPLD schematic by HDL Designer. 
hds header start 
VHDL Entity CPLD . CPLD . symbol 
Created : 
by - mokos . UNKNOWN (EL263A) 
at - 03 : 38:38 04/13/2004 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
hds header end 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 






















std logic ; 
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
-
std logic ; 
std logic ; 
-
std logic ; 
-






flash addr in 
flash ce n in 
flash oe n in 
flash we n in 
fpga cclk 
fpga_ done 









flash ce n 
flash oe n 






flash data left 
flash_data_right 
fpga_data in 





























std_logic_vector (3 DOWNTO 0) ; 
std_logic_vector (1 DOWNTO 0) ; 































DOWN TO 0) ; 
DOWN TO 0) ; 
DOWNTO 0) ; 
DOWNTO 0) ; 
DOWN TO 0) ; 
VHDL Architecture CPLD . CPLD.struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY CPLD ; 
ARCHITECTURE struct OF CPLD IS 
-- Architecture declarations 
type string array is array (natural range<> , natural range<>) 
of character ; 
attribute pin number : string ; 
attribute array_pin_number : string_array ; 
-- Final Version Pin Numbers 
attribute pin number of fpga init signal is "pllO "; 
-
attribute pin number of fpga done signal is "pll2 "; 
-
-
attribute pin_ number of fpga cclk signal is "p30 "; 
-
attribute pin number of fpga_prog_change : signal is "p68 "; 
-
attribute pin number of fpga_program : signal is "plll "; 
-
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attribute pin number of 
-
sys elk : signal is "p32 "; 




signal is "p64 IIi 
attribute pin_ number of fpga 
-
data in : signal is "p107 "; 
attribute pin number of flash 
-
ce n in signal is "p77 "; 
attribute pin number of flash oe n in : signal is "p78 "; 
- -
attribute pin number of flash 
- -
we n in : signal is " p79 "; 
attribute pin number of flash 
-
ce n signal is "p10 "; 
attribute pin number of flash 
-
oe n signal is "p7 "; 
attribute pin number of flash we n signal is "p136 "; 
attribute pin number of Play_ Pause pb signal is "p52 "; 
-
-
attribute pin number of Stop pb : signal is " p53 "; 
- -
attribute pin_ number of Fwd pb : signal is " p59 "; 
-




signal is "p58 "; 
attribute pin number of Next Song _pb : signal is "p60 " i 
- -
attribute pin number of Prev 
-
Song _pb : signal is "p57 "; 
attribute pin number of Vol 
-
Up_pb : signal is "p56 "; 
attribute pin number of Vol _Down_pb : signal is "p54 "; 
-
attribute pin number of Normalize 
-
_pb : signal is "p61 "; 
attribute pin number of ground_ pin : signal is "p21 "; 
-
attribute pin number of battery low : signal is "p66 "; 
- -
attribute pin_ number of LCD_dp2 signal is "p44 "; 
attribute pin number of LCD dp1 : signal is "p31 "; 
- -
attribute array_pin_number of fpga_extra data in : signal is 
(0 => " p80 "1 1 => "p81 "1 2 => " p82 " ) ; 
attribute array_pin_number of flash addr in : signal is 
(0 => " p83 "1 1 => "p85 "1 2 => " p86 "1 3 => "p87 "1 4 => " p88 "1 5 => "p91 "1 
6 => " p92 "1 7 => " p93 "1 8 => " p94 "1 9 => " p95 "1 10 => " p96 "1 
11 => " p97 " 1 12 => "p98 " 1 13 => " p100 " 1 14 => " p101 " ) ; 
attribute array_pin_number of flash_addr : signal is 
(0 => "p137 "1 1 => "p135 "1 2 => "p134 "1 3 => "p138 "1 4 => "p139 "1 
5 => "p133 "1 6 => " p4 "1 7 => " p9 "1 8 => " p142 "1 9 => "p140 "1 
10 => "p132 "1 11 => "p131 "1 12 => "p130 "1 13 => "p129 "1 
14 => "p128 "1 15 => "p126 "1 16 => " p125 "1 17 => "p124 " ) ; 
attribute array_pin_number of flash_data left : signal is 
(0 => "p11 "1 1 => "p12 "1 2 => " p13 "1 3 => "p14 "1 4 => " p15 "1 5 => "p16 "1 
6 => "p17 " 1 7 => "p19 " ) i 
attribute array_pin_number of flash_data right : signal is 
(0 => "p113 " 1 1 => "p115 " 1 2 => "p116 " 1 3 => "p117 " 1 4 => " p118 "1 
5 => "p119 "1 6 => "p120 "1 7 => "p121 " ) ; 
attribute array_pin_number of digit in : signal is 
(0 => " p71 "1 1 => " p74 "1 2 => " p75 "1 3 => "p76 " ) ; 
attribute array_pin_number of digit select : signal is 
(0 => "p69 " 1 1 => "p70 " ) i 
attribute array_pin_number of high_digit out signal is 
(0 => " p24 "1 1 => " p22 "1 2 => " p26 "1 3 => " p20 "1 4 => " p23 "1 5 => "p27 "1 
6 => "p25 " ) ; 
attribute array_pin_number of mid_digit out : signal is 
(0 => " p35 "1 1 => " p33 "1 2 => " p40 "1 3 => "p28 "1 4 => " p34 "1 5 => " p41 "1 
6 => "p39 " ) ; 
attribute array_pin_number of low_digit_out : signal is 
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(0 => "p48 ", 1 => "p45 ", 2 => " p50 ", 3 => "p43 ", 4 => " p46 ", 5 => "p51 ", 
6 => "p49 " ) ; 
attribute array_pin_number of FPGA_User_Cmd : signal is 
(0 => " pl02 ", 1 => "p103 ", 2 => "p104 ", 3 => "p105 " ) ; 
Internal signal declarations 
SIGNAL current_prog std_logic ; 
SIGNAL flash addr out std_logic_vector(17 DOWNTO 0) ; 
SIGNAL flash~ce_n_out std_logic ; 
SIGNAL flash data int STD_LOGIC_VECTOR(7 DOWNTO 0) ; 
SIGNAL flash oe n out 
SIGNAL flash we n out 
SIGNAL programming 
SIGNAL reset 
SIGNAL rom addr 
SIGNAL rom ce 
SIGNAL rom oe 









-- Component Declarations 












FPGA User Cmd 
END COMPONENT; 
COMPONENT Ctrl MUX 
PORT ( 
) ; 
flash addr out 
flash ce n out 
flash oe n out 







flash ce n 
flash oe n 
flash we n 
END COMPONENT ; 
COMPONENT Data MUX 
PORT ( 
current_prog 





































std_logic_vector (3 DOWNTO 0) 
std logic_vector 
-























std_logic_vector (7 DOWNTO 0) ; 
std_logic_vector (7 DOWNTO 0) ; 
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flash data int OUT STD LOGIC VECTOR (7 DOWNTO 0) 
) ; 
END COMPONENT ; 
COMPONENT Digit Display_Interface 
PORT ( 
battery_low IN std_logic 
digit in IN 





( 3 DOWN TO 0) ; 
( 1 DOWNTO 0 ) ; 
- - -
sys elk IN std_logic 
-
LCD dpl OUT std logic 
- -LCD_dp2 OUT std_logic 
ground_pin OUT std logic 







std logic vector 
-
std_logic_vector 
std logic vector 
( 6 DOWN TO 0) ; 
( 6 DOWNTO 0) ; 
( 6 DOWNTO 0) 
) ; 
END COMPONENT ; 
COMPONENT Flash Interface 
PORT ( 
) ; 
flash addr in 
flash ce n in 
- --
flash data int 
flash oe n in 
flash we n in 
- --fpga extra_data in 
programming 
flash addr out 
flash ce n out 
- --
flash data left 
flash_data_right 
flash oe n out 
flash we n out 
- --
fpga_data in 
END COMPONENT ; 























END COMPONENT ; 
COMPONENT VSPROM 
GENERIC ( 



























(14 DOWN TO 
(7 DOWN TO 
(2 DOWN TO 
(17 DOWNTO 
(7 DOWN TO 
(7 DOWN TO 













































END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL Command_Interface USE ENTITY CPLD . Command Interface ; 
FOR ALL Ctrl_ MUX USE ENTITY CPLD . Ctrl_MUX ; 
FOR ALL Data MUX USE ENTITY CPLD . Data MUX ; 
- -
FOR ALL Digit Display_Interface USE ENTITY CPLD . Digit Display Interface ; 
FOR ALL Flash_Interface USE ENTITY CPLD . Flash_Interface ; 
FOR ALL 
FOR ALL 
Reset Counter USE ENTITY CPLD . Reset_Counter ; 
VSPROM USE ENTITY CPLD . VSPROM ; 
BEGIN 
pragma synthes i s on 
Architecture concurrent statements 
HDL Embedded Text Block l ebl 
DAC power down signal 
dac_pd_n <= ' 1 '; 
Instance port mappings . 
I3 : Command Interface 
-
PORT MAP ( 
Fwd_pb => Fwd_pb , 
Next Song pb => Next Song pb , 
-
Normalize pb => Normalize pb , 
- -
Play_Pause_pb => Play_Pause_pb , 
Prev Song pb => Prev Song pb , 
- -
- -
Rew_ pb => Rew _pb , 
Stop _pb => Stop_pb , 
Vol Down pb => Vol Down pb , 
-
-
Vol Up pb => Vol Up pb , 
- - - -
FPGA User Cmd => FPGA User Cmd 
) i 
IS : Ctrl MUX 
PORT MAP ( 
flash addr out => flash addr out , 
- -
flash ce n out => flash ce n out , 
-
flash oe n out => flash oe n out , 
-
flash we n out => flash we n out , 
-
programming => programming , 
rom addr => rom addr , 
rom ce => rom ce , 
rom oe => rom_oe , 
rom we => rom_we , 
flash addr => flash addr , 
-
flash ce n => flash ce n , 
-
-
flash oe n => flash oe n , 
-
-
flash we n => flash we n 
) i 
I6 : Data MUX 
-
PORT MAP ( 
current _prog => current _prog , 
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flash data left => flash_data_left , 
flash_data_right => flash_data right, 
flash data int => flash data int 
) ; 
I2 : Digit_Display_Interface 












Il : Flash Interface 
PORT MAP ( 
flash addr in 
flash ce n in 
- --
flash data int 
flash oe n in 
flash we n in 
- --
=> battery_low, 
=> digit_in , 
=> digit_select , 
=> sys_clk , 
=> LCD_dpl , 
=> LCD_dp2, 
=> ground_pin , 
=> high_digit out , 
=> low_digit_out , 
=> mid_digit out 
=> flash addr 
=> flash ce n 
- - -
=> flash data 
-
=> flash oe n 
-
-
=> flash we n 
- - -








programming => programming , 
flash addr out 
flash ce n out 
- --










addr o ut , 
-
ce n out , 
- -
data left , 
in , 
flash_data_right 
flash oe n out 
=> flash data right , 
- --










flash oe n out , 
- - -
flash we n out , 
- - -
fpga_data in 
elk => sys elk , 
reset => reset 
) ; 
IO : VSPROM 
GENERIC MAP 
addr bits => 18 
PORT MAP ( 
elk in => fpga cclk , 
in it => fpga init , 
-
ldc done => fpga_done , 
rom ce => rom ce , 
rom data => flash data int , 
rom addr => rom addr , 
d out => fpga_ data in , 
rom oe => rom oe , 
rom we => rom we , 
fpga _prog => fpga_program , 
prog change => fpga prog change , 
-
current _prog => current _prog , 
sys elk => sys elk , 
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reset => reset , 
programming => programming 
) ; 
END struct ; 
J.2 Command Interface 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> Command Interface 
LIBRARY ieee ; 
USE ieee.std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Command Interface IS 
PORT ( 
Fwd_pb IN 

















FPGA User Cmd OUT std_logic_vector (3 DOWNTO 0) 
) ; 
END Command Interface 
ARCHITECTURE Command Interface Arch OF Command Interface IS 
BEGIN 
FPGA_User_Cmd(3 downto 0) <= 
END Command Interface Arch ; 
- -
J.3 Ctrl MUX 
Author : Ryan Mokos 
Date 6/2003 
" 0001 " when 
" 0010 " when 
" 0011 " when 
" 0100 " when 
" 0101 " when 
" 0110 " when 
" 0111 " when 
" 1000 " when 
" 1001 " when 
" 0000 "; 
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(Stop_pb = ' 0 ' ) else 
(Play_Pause_pb = ' 0 ' ) else 
(Fwd_pb = ' 0 ' ) else 
(Rew_pb = ' 0 ' ) else 
(Next_Song_pb = ' 0 ' ) else 
(Prev_Song_pb = ' 0 ' ) else 
(Vo l Up_pb = ' 0 ' ) else 
(Vol Down_pb = ' 0 ' ) else 
(Normalize_pb = ' 0 ' ) else 
Hierarchy : 
CPLD >> Ctrl MUX 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Ctrl MUX IS 
PORT ( 
flash addr out 
flash ce n out 
flash oe n out 
- --







flash ce n 
flash oe n 
flash we n 
) i 



























ARCHITECTURE Ctrl MUX Arch OF Ctrl MUX IS 
BEGIN 
flash addr(l7 downto 0) <= flash addr_out(l7 downto 0) when 
(programming= ' 0 ' ) else rom_addr(l7 downto 0) ; 
flash ce n <=flash ce n out when (programming ' 0 ' ) else rom ce ; 
flash oe n <=flash oe n out when (programming ' 0 ' ) else rom oe ; 
flash wen<= flash wen out when (programming ' 0 ' ) else rom we ; 
END Ctrl MUX Arch ; 
J.4 Data MUX 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> Data MUX 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Data MUX IS 
PORT ( 
current_prog 




std_logic_vector (7 DOWNTO 0) ; 
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flash_data_right 
flash data int 
IN 
OUT 
std_logic_vector (7 DOWNTO 0) ; 
STD LOGIC VECTOR (7 DOWNTO 0) 
) ; 
END Data MUX 
ARCHITECTURE Data MUX Arch OF Data MUX IS 
BEGIN 
flash data int(7 downto 0) <= flash data left(7 downto 0) 
when (current_prog = ' 0 ' ) else flash_data_right(7 downto 0) ; 
END Data MUX_Arch ; 
J.S Digit_ Display 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> Digit Display_Interface >> Digit Display 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith.all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Digit Display IS 
PORT ( 
Seven_Seg IN std 
battery low IN std 
-
digit select IN std 
sys elk IN std 
-
LCD_dpl OUT std 
LCD_dp2 OUT std 
ground_pin OUT std 
high digit out OUT std 
-










mid_digit out OUT std 
-) ; 
END Digit Display ; 














vector (6 DOWN TO 
logic vector (6 DOWN TO 
-
ARCHITECTURE Digit Display_Arch OF Digit Display IS 
signal invert 
signal high_digit int 
signal mid_digit int 
signal low_digit int 
BEGIN 
std logic; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
std_logic_vector(6 downto 0) ; 
Digit Display_Proc : process(sys elk) 
begin 
if (sys clk ' event and sys elk= ' 1 ' ) then 
case digit select(l downto 0) is 








high_digit int(6 downto 0) <= Seven_Seg(6 downto 0) ; 
when " 01 " => 
mid digit int(6 down to 
-
when "10 " => 
low digit int(6 down to 
- -
when othe rs => 
invert <= not invert ; 
end case ; 
end if ; 
end process Digit Display_Proc ; 
0) <= Seven Seg(6 down to 0) i 
-
0) <= Seven Seg(6 down to 0) i 
-
-- Assign outputs 
high_digit out(6 downto 0) 
(invert 
mid_digit_out(6 downto 0) 
(invert 
low_digit out(6 downto G) 
(invert 
<= high_digit_int(6 downto 0) when 
ground_pin <= I 0 I when 
LCD_dpl <= invert when 
LCD_dp2 <= invert when 
Digit Display_Arch ; 
= 
1 0 1 ) else (not high_digit_int(6 downto 0)) ; 
<= mid_digit_int(6 downto 0) when 
= 
1 0 1 ) else (not mid_digit_int(6 downto 0)) ; 
<= low_digit_int(& downto 0) when 
= 
1 0 1 ) else (not low_digit int(6 downto 0)) ; 
(invert = I 0 I ) else I l I i 
(battery_ low I 0 I ) else (not invert) ; 
(battery low I 0 I ) else (not invert) ; 
-
J.6 Digit_Display_Interface (Structure File Generated by HDL Designer for 
Schematic) 
Author : Ryan Makos 
Date 4/2004 
Hierarchy : 
CPLD >> Digit Display_Interface 
This file was generated for the Digit Display_Interface schematic by HDL 
Designer . 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 


























std logic ; 
std_logic_vector (3 DOWNTO 0) ; 





std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) 
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) ; 
END Digit Display_ Interface ; 
VHDL Architecture CPLD . Digit Display_Interface . struct 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . a l l ; 
USE ieee . std_logic_arith .all ; 
USE ieee . std_logic_unsigned . all ; 
LIBRARY CPLD ; 
ARCHITECTURE struct OF Digit Display_Interface IS 
Architecture declarations 
Internal signal declarations 
SIGNAL Seven Seg : std_logic_vector(6 DOWNTO 0) ; 
-- Component Declarations 
COMPONENT Digit Display 
PORT ( 
Seven Seg IN 
-
battery_low IN 
digit select IN 
-




h i gh_digit out OUT 
low_digit out OUT 
-
mid_digit out OUT 
-) ; 
END COMPONENT ; 
COMPONENT Seven S~g Decoder 
PORT ( 
std logic vector 
-









std logic vector 
-
std logic vector 
- -
std_logic_vector 
(6 DOWNTO 0) ; 
(1 DOWNTO 0) ; 
( 6 DOWNTO 0 ) ; 
( 6 DOWNTO 0 ) ; 





std_logic_vector (3 DOWNTO 0) ; 
std_ logic_vector (6 DOWNTO 0) 
) ; 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis off 
FOR ALL : Digit Display USE ENTITY CPLD . Digit Display ; 
FOR ALL : Seven_Seg_Decoder USE ENTITY CPLD . Seven_Seg_Decoder ; 
-- pragma synthesis_on 
BEGIN 
Instance port mappings . 
Il : Digit Display 




=> Seven_Seg , 
=> battery_low, 
=> digit select , 
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sys elk => 
-
LCD dpl => 
-
LCD dp2 => 
-
ground pin => 
-
high digit out => 
-
low digit out => 
-
-
mid digit out => 
-
) ; 
IO : Seven_Seg_Decoder 
PORT MAP ( 
sys elk , 
-
LCD_dpl , 
LCD dp2 , 
-
ground_ pin , 
high _digit out , 
low digit out , 
- -
mid digit out 
-
Hex => digit in , 
Seven Seg => Seven_Seg 
) ; 
END struct ; 
J. 7 Flash Interface 
Author: Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> Flash Interface 
LIBRARY ieee ; 
USE ieee . std_logic_ll64.all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
ENTITY Flash Interface IS 
PORT ( 
flash addr in IN 
flash ce n in IN 
--
flash data int IN 
flash oe n in IN 
flash we n in IN 
--
fpga extra data in IN 
- -
programming IN 
flash addr out OUT 
flash ce n out OUT 
--
flash data left OUT 
flash data right OUT 
-
flash oe n out OUT 
flash we n out OUT 
fpga data in IN OUT 
) ; 
END Flash Interface 
std_logic_vector 
std_logic ; 












(14 DOWN TO 
(7 DOWN TO 
(2 DOWN TO 
(17 DOWN TO 
(7 DOWN TO 
(7 DOWN TO 
ARCHITECTURE Flash Interface Arch OF Flash Interface IS 
BEGIN 
Control and address lines 
flash ce n out <= flash ce n in ; 
- --
flash oe n out <= flash oe n in ; 
- --









flash_addr_out(17 downto 15) <= " 000 "; 
flash_addr_out(14 downto 0) <=flash addr in(14 downto 0) ; 
-- Data lines 
flash data left(7) 
flash data left ( 6) 
- -
flash data left (5) 
flash data left(4) 
-
flash data left(3) 
flash data left(2) 
-
flash data left(1) 
-









fpga_extra_data_in(2) when ( (flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data_in(1) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data_in(2) when ( (flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data_in(1) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data_in(O) when ( (flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data_in(1) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_extra_data in(O) when ( (flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
fpga_data_in when ((flash_oe_n_in = ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data right(7) <= fpg,a_extra_data in(2) when ((flash_oe n in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data_right(6) <= fpga extra_data in(1) when ( (flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data right(5) <= fpga_extra_data_in(2) when ((flash_oe n in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data right(4) <= fpga_extra_data_in(1) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash data right(3) <= fpga_extra_data_in(O) when ((flash oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data right(2) <= fpga_extra_data_in(1) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data right(1) <= fpga_extra_data_in(O) when ((flash_oe_n_in ' 1 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
flash_data_right(O) <= fpga_data in when ((flash_oe n in= ' 1 ' ) 
and (programming ' 0 ' )) else ' Z '; 
fpga_data in<= flash_data int(O) when ((flash_oe n in= ' 0 ' ) 
and (programming= ' 0 ' )) else ' Z '; 
END Flash Interface Arch ; 
J.8 Program_ Changer 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> VSPROM >> Program_Changer 
LIBRARY ieee ; 
USE ieee . std_logic_1164 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic_unsigned . all ; 
277 



















ARCHITECTURE Program_Changer_Arch OF Program_Changer IS 
-- Registered outputs 
signal fpga_prog_int 
signal current_prog_int 
signal PROG STATE 
std_logic ; 
std_logic ; 
std_logic_vector(l downto 0) ; 
-- Counter for holding the program signal low for > 300 ns 
signal cnt std logic_vector(3 downto 0) ; 
BEGIN 
Program_Changer Proc : process(sys elk , reset) 
begin 
if (reset= ' 1 ' ) then 
fpga_prog_int <= ' 1 '; 
current_prog_int <= ' 0 '; 
cnt(3 downto 0) <= " 0000 "; 
PROG STATE <= " 00 "; 
elsif (sys_clk ' event and sys elk 
case PROG STATE is 
when " 00 " => 
fpga_prog_int <= ' 1 '; 
if (prog_change = ' 0 ' ) then 
PROG STATE<= " 01 "; 
else 
PROG STATE <= " 00 "; 
end if ; 
when " 01 " => 
fpga_prog int <= ' 0 '; 
' 1 ' ) then 
cnt(3 downto 0) <= cnt(3 downto 0) + ' 1 '; 
if (cnt(3 downto 0) = " 1111 " ) then 
current_prog_int <= not current_prog_int ; 
PROG STATE <= " 10 "; 
else 
PROG STATE <= " 01 "; 
end if ; 
when " 10 " => 
fpga prog int <= ' 1 '; 
cnt(3 downto 0) <= cnt(3 downto 0) + ' 1 '; 
if (cnt(3 downto 0) = " 1111 " ) then 
PROG STATE<= " 11 "; 
else 
PROG STATE <= " 10 "; 
end if ; 
when others => 
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fpga_prog_int <= ' 1 '; 
cnt(3 downto 0) <= cnt(3 downto 0) + ' 1 '; 
if (cnt(3 downto 0) = " 1111 " ) then 
PROG STATE <= " 00 "; 
else 
PROG STATE <= " 11 "; 
end if ; 
end case ; 
end if ; 
end process Program_Changer_Proc ; 
-- Assign outputs 
fpga_prog <= fpga_prog int ; 
current_prog <= current_prog_int ; 
END Program_Changer_Arch ; 
J.9 Reset Counter 
Author : Ryan Mokos 
Date 3/2003 
Hierarchy : 
CPLD >> Reset Counter 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 
USE ieee . std_logic unsigned . all ; 







END Reset Counter 
std logic ; 
std_logic 
ARCHITECTURE Reset Counter Arch OF Reset Counter IS 
signal count : std_logic_vector(6 downto 0) ; 
BEGIN 
Reset_Counter_Proc : process(clk) 
begin 
if (clk ' event and elk= ' 1 ' ) then 
if (count(6 downto 0) = " 1111111 " ) then 
reset<= ' 0 '; 
else 
count(6 downto 0) <= count(6 downto 0) + ' 1 '; 
reset<= ' 1 '; 
end if ; 
end if ; 
end process Reset Counter Proc ; 
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END Reset Counter Arch ; 
J.lO Seven_Seg_Decoder 
Author : Ryan Mokos 
Date 6/2003 
Hierarchy : 
CPLD >> Digit Display_Interface >> Seven_Seg_ Decoder 
LIBRARY ieee ; 
USE ieee . std_logic_ll64 . all ; 
USE ieee . std_logic_arith . all ; 






std logic_vector (3 DOWNTO 0) ; 
std_logic_vector (6 DOWNTO 0) 
) ; 
END Seven_Seg_Decoder 
ARCHITECTURE Seven_Seg_Decoder_Arch OF Seven Seg Decoder IS 
BEGIN 
with Hex(3 down to 0) select 
Seven Seg(6 down to 0) <= " 1110111 " when x "O", 
-
" 0010010 " when x "l ", 
" 1011101 " when x " 2 ", 
" 1011011 " when x "3 ", 
" 0111010 " when x "4 ", 
" 1101011 " when x "S ", 
" 1101111 " when x " 6", 
" 1010010 " when x "7 ", 
" 1111111 " when x " 8", 
" 1111010 " when x " 9", 
" 0000000 " when x "a ", 
" 1111100 " when x "b ", 
" 0001110 " when x "c ", 
" 0011111 " when x " d ", 
" 1101100 " when x "e ", 
" 0100101 " when others ; 






" d " 
"F" 
"L" 
Code for this block was taken from a zip file archive accompanying [6]. This file can be 
downloaded from: ftp://ftp.xilinx.com/pub/applications/xapp/xapp079.zip. 




CPLD >> VSPROM >> VPCounter 
This code was taken from Xilinx Application Note 079 . 
architecture behave of VPCounter is 
signal cnt 
signal address 
signal term cnt flg 
std_logic_ vector(2 downto 0) ; 
std_logic_vector(addr_bits-1 downto 0) ; 
std_logic ; 
constant term cnt int std_logic_vector(addr bits-1 downto 0) : = 
(others=> ' 1 ' ) ; 
begin 
Parallel to Serial Counter 
Count Proc : process (elk , ldc , init , cnt) 
begin 
if (init = ' 0 ' ) then 
cnt <= (others => ' 0 ' ) ; 
elsif (clk ' event and elk= ' 1 ' ) then 
if ((ldc = ' 0 ' ) and (term_cnt flg 
cnt <= cnt + ' 1 '; 
else 
cnt <= cnt ; 
end if ; 
end if ; 
end process Count Proc ; 
' 0 ' )) then 
-- Cycle the address counter after 8 data bits are transfered 
Addr_Inc_Proc : process (elk) 
begin 
if (init = ' 0 ' ) then 
address<= (others=> ' 0 ' ) ; 
elsif (clk ' event and elk= ' 1 ' ) then 
if ((cnt(2) = ' 1 ' ) and (cnt(1) ' 1 ' ) and (cnt(O) ' 1 ' )) then 
else 
address <= address + 1 ; 
load <= ' 1 '; 
address <= address ; 
load <= ' 0 ' ; 
end if ; 
end if ; 
end process Addr Inc Proc ; 
-- Identifies when maximum address is reached or terminal count 
term_cnt flg <= ' 1 ' when (address term_cnt int) else ' 0 '; 
-- Send address counter to output 
Q <= address ; 
-- send teminal count flag to output 
term cnt <= term_ cnt flg ; 
end behave ; 
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J.12 VSPROM (Structure File Generated by HDL Designer for Schematic) 
Code for this schematic was taken from a zip file archive accompanying [6]. This file 
can be downloaded from: ftp: //ftp.xilinx.com/pub/applications/xapp/xapp079.zip. 
Authors : Chris Dunlap and Tom Fischaber of Xilinx , Inc . 
Date : 7/2000--
Hierarchy : 
CPLD » VSPROM 
Code for this schematic was taken from Xilinx Application Note 079 . 
This file was generated for the VSPROM schematic by HDL Designer . 
LIBRARY IEEE ; 
USE IEEE . STD_Logic_1164 . all ; 
USE IEEE . STD_Logic_arith . all ; 
USE IEEE . STD_Logic_unsigned . all ; 
ENTITY VSPROM IS 
GENERIC( 
addr bits : integer : = 18 
) i 


















END VSPROM ; 
IN std logic ; 
IN std logic ; 
IN std logic ; 
-
OUT std logic ; 
IN STD LOGIC 
OUT STD LOGIC 
OUT std logic ; 
OUT std logic ; 
OUT std logic ; 
-
OUT std logic ; 
-
IN std logic ; 
-
OUT std_logic ; 
IN std_logic ; 
IN std logic ; 
-




VHDL Architecture CPLD . VSPROM . structural 
(7 DOWN TO 0) i 
(addr_bits - 1 DOWN TO 0) i 
Generated by Mentor Graphics ' HDL Designer(TM) 2001 . 5b (Build 9) 
LIBRARY CPLD ; 
ARCHITECTURE structural OF VSPROM IS 
Architecture declarations 
Internal signal declarations 
SIGNAL d out buf std_logic ; 
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SIGNAL load std_logic ; 
SIGNAL rom addr int 
SIGNAL term cnt dtct 
std_logic_vector(addr_bits - 1 DOWNTO 0) ; 
std_logic ; logic true if address has 










































OUT STD LOGIC VECTOR (addr_bits - 1 DOWNTO 0) 
) ; 







STD LOGIC VECTOR (7 DOWNTO 0) ; 
STD LOGIC 
load IN STD LOGIC 
elk IN STD LOGIC 
d out OUT STD LOGIC 
) ; 
END COMPONENT ; 
-- Optional embedded configurations 
-- pragma synthesis_off 
FOR ALL Program_Changer USE ENTITY CPLD . Program Changer ; 
FOR ALL : VPCounter USE ENTITY CPLD . VPCounter ; 
FOR ALL : sr8ps USE ENTITY CPLD . sr8ps ; 
-- pragma synthesis on 
BEGIN 
Architecture concurrent statements 
HDL Embedded Text Block 1 eb1 
Output serialized data when enabled and not term count 
d_out <= d_out_buf when (term_cnt_dtct = ' 0 ' and ldc done= ' 0 ' ) else ' Z '; 
-- Output signal for selecting the programming control logic 
programming <= ' 1 ' when (term_cnt_dtct = ' 0 ' and ldc done= ' 0 ' ) else ' 0 '; 
-- Feed address counter from VPcounter to address output 
rom addr <= rom_addr_int(addr_bits - 1 downto 0) + " 001000000000000000 "; 
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-- Enable flash for reading 
rom ce <= I 0 I i 
rom oe <= I 0 I i 
rom we <= I 1 I i 
Instance port mappings . 
IO : Prograrn_Changer 





=> prog_change , 
=> reset , 
=> sys elk , 
current prog => current_prog , 
fpga_prog => fpga_prog 
ul : VPCounter 
GENERIC MAP 






=> clk_in , 
=> init , 
=> ldc_done , 
=> load , 
term cnt => terrn_cnt_dtct , 
Q => rom addr int 
) i 
VPCounter ; 








END structural ; 







rom data , 
init , 
load , 
elk in , 
-
d out buf 
Code for this block was taken from a zip file archive accompanying [6]. This file can be 
downloaded from: ftp:/ /ftp.xilinx.com/pub/applications/xapp/xapp079 .zip. 
Authors : Chris Dunlap and Torn Fischaber of Xilinx , Inc . 
Date 7/2000 
Hierarchy : 
CPLD >> VSPROM >> sr8ps 
This code was taken from Xilinx Application Note 079 . The shift 
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register implementation was changed by Ryan Mokos to shift left instead 
of right . 
architecture behave of sr8ps is 
signal d reg std logic ; 
begin 
Shift Proc : process(clk , load , d_in , init) 
variable d_latch : std_logic_vector(7 downto 0) ; 
begin 
if (clk ' event and elk= ' 0 ' ) then 
load for initialize state (address = 0) 
if (load= ' 1 ' ) then 
d_latch : = d_in ; latch every 8th elk 
d_reg <= d_in(7) ; 













d reg <= d 
-
end if ; 
end if ; 
end process Shift Proc ; 
d out <= ' Z ' when (init 
end behave ; 
d latch(6) ; 
· = d latch(S) ; 
d latch(4) ; 
-
· = d latch(3) ; 
-
d latch(2) ; 
-
d latch(l) ; 
-
.- d latch(O) ; 
-
· = ' z '; 
latch(7) ; 
' 0 ' ) else d_reg 
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-- OE low tristate output 
APPENDIXK 
STATE DIAGRAMS OF CPLD VHDL COMPONENTS 
Figure K.l shows a state diagram representation of the Program_Changer VHDL 
component of the CPLD program. 
prog_change = '0' 
PROG_LOW 




VISUAL BASIC CODE 
This appendix contains listings of all Visual Basic files for the application that runs on 
the PC. The code was written and compiled using Microsoft Visual Basic 6.0 software. Before 
running the application, it is necessary to first install the dlportio.dll file that is utilized by the 
application to communicate with the parallel port. A free executable file that will accomplish 
this, port95nt.exe, is available for download at the website of Scientific Software Tools, Inc., at 
http:/ /www.driverlinx.com. 
Ten files were written or generated to create the Visual Basic application: 
IDF Editor_Form.frm, Instruments_Association_Form.frm, Main_Form.frm , 
IDF _Conversion. bas, Main_Module.bas, MIDI_ Conversion. bas, MIDI_Typel_To_TypeO.bas, 
Upload. bas, W A V _Conversion. bas, and Portable_ Wave_ Based_ MIDI_ File _Player. vbp. The 
first three of these, with file extension .frm, create the form windows shown in Figures 5.1 , 5.5, 
and 5.9. These files begin with form initialization settings generated by the Microsoft software. 
The Visual Basic code written by the author of this paper then follows. The next six files, with 
file extension .bas, are Visual Basic module files that contain only Visual Basic code. The final 
file is the Visual Basic project file used by the Microsoft software to load the project. 
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L.l IDF Editor Form.frm 
I I I I If I I I I I l I I I I I I I I I I If I I I I I l I I I I I I I I It I I I I I I I I I I I I I I I I I I I 1 I I I I I I I I I I I I I I I I 
' Author : Ryan Mokos 
' Date : 3/2003 
I I I I I l I I I I I I I I I I I I I I I I I I I I I Itt I I I It If I I I I I I I I I If I I I I I I I I I I I I I I If I I I I I I I I I I I I 
I I I I I I I I I I I I I I I I 1 I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I I I I I I I I I I I I I I If I I I I I 
' Initialization settings generated by the Microsoft software 
I I I I I I I I I I I I I I I I I I I I I I I I I l I I I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I If I I I I I I I I I I I I I I I I 
VERSION 5 . 00 


















Begin VB . TextBox 















Begin VB . CornrnandButton 
Caption 
CloseButton 












Begin VB . CornrnandButton SaveiDFButton 
End 
























Begin VB . CornrnandButton NewiDFButton 



















































































" Text1 " 
600 
1935 












in WAV :" 
Begin VB . Label 
Caption 
Height 








Begin VB . Label Label3 
Caption "Attack Volume Increment :" 
Height 255 
Left 240 




Begin VB . Label Label2 
Caption " Base Note Number :" 
Height 255 
Left 240 




Begin VB . Label Labell 













Attribute VB Name = " IDF Editor Form" 
- - -
Attribute VB_GlobalNameSpace = False 
Attribute VB Creatable = False 
Attribute VB Predeclaredid = True 
Attribute VB_Exposed = False 
f f f Iff l If I I l I If l I I I l I I I I l I I I I I I l I I It I If I I Iff I It 1 I If I I I I I l f I I l f If It I I I I l I l f I I 
' Beginning of Visual Basic code 
f f f I l I lIt I I l Ill f I I I l I I I If I I If It 1 I I If I If I I l I l I I l I I Iff I l I I l I I If l If If t I I Iff I l t I 
Private Sub CloseButton_Click() 
Unload Me 
End Sub 
Private Sub FileNameTextField_Change() 
If FileNameTextField . Text <> "" Then 
SaveiDFButton . Enabled True 
Else 
SaveiDFButton . Enabled 
End If 
End Sub 
Private Sub Form_Load() 
False 
Me . Left = GetSetting(App . Title , " Settings ", "MainLeft ", 1000) 
Me . Top = GetSetting(App . Title , "Settings ", "MainTop", 1000) 
Me . Width = 6360 




Private Sub Form_ Unload(Cancel As Integer) 
Dim i As Integer 
' close all sub forms 
For i = Forms . Count - 1 To 1 Step - 1 
Unload Forms(i) 
Next 
If Me . WindowState <> vbMinimized Then 
SaveSetting App . Title , "Settings ", "MainLeft ", Me . Left 
SaveSetting App . Title , "Settings ", "MainTop", Me . Top 
SaveSetting App . Title , " Settings ", " MainWidth", Me . Width 
SaveSetting App . Title , " Settings ", " MainHeight ", Me . Height 
End If 
End Sub 
Private Sub NewiDFButton_Click() 
NumSamplesTextField . Text = " 1 " 
LoopSampleTextField . Text = " 0 " 
BaseNoteTextField . Text = " 60 " 
AttackVolumeTextField . Text = " 0 " 
ReleaseVolumeTextField = " 0 " 
FileNameTextField = "" 
SaveiDFButton . Enabled = False 
End Sub 
Private Sub SaveiDFButton_Click() 
Dim NumberOfSamples As Long 
Dim FirstLoopSample As Long_ 
Dim BaseNoteNumber As Long 
Dim AttackVolumeincrement As Long 
Dim ReleaseVolumeDecrement As Long 
Dim FileName As String 
Dim Byte1 As Byte 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
NumberOfSamples = CLng(NumSamplesTextField . Text) 
FirstLoopSample = CLng(LoopSampleTextField . Text) 
BaseNoteNumber = CLng(BaseNoteTextField . Text) 
AttackVolumeincrement = CLng(AttackVolumeTextField . Text) 
ReleaseVolumeDecrement = CLng(ReleaseVolumeTextField . Text) 
FileName = FileNameTextField . Text 
If (NumberOfSamples < 1) Or (NumberOfSamples > (6 * 2 A 20)) Then 
MsgBox ( "Error : Number of Samples in the WAV must be between " & 
" 1 and 6M " ) 
Elseif (FirstLoopSample < 0) Or (FirstLoopSample > NumberOfSamples) Then 
MsgBox ( "Error : The first loop sample can ' t be larger than " & 
" the number of samples in the WAV " ) 
Elseif (BaseNoteNumber < 0) Or (BaseNoteNumber > 127) Then 
MsgBox (" Error : The base note number must be between 0 and 127 " ) 
Elseif (AttackVolumeincrement < 0) Or (AttackVolumeincrement > 255) Then 
MsgBox (" Error : The attack volume increment must be between " & _ 
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" 0 and 255 " ) 
Elseif (ReleaseVolumeDecrement < 0) Or 
(ReleaseVolumeDecrement > 255) Then 
Else 
MsgBox ( " Error : The release volume decrement must be between " & 
" 0 and 255 " ) 
Open (App . Path & " \ " & FileName & ". idf " ) For Binary As 3 
Put 3 , 1 , CByte(&H49) 
Put 3 , 2 , CByte(&H44) 
Put 3 , 3 , CByte(&H46) 
Byte1 = Floor(NurnberOfSamples I 65536) 
NurnberOfSamples = NurnberOfSamples - (CLng(Byte1) * 65536) 
Byte2 = Floor(NumberOfSamples I 256) 
NurnberOfSamples = NurnberOfSamples - (CLng(Byte2) * 256) 
Byte3 = NurnberOfSamples 
Put 3 , 4 , Byte1 
Put 3 , 5 , Byte2 
Put 3 , 6 , Byte3 
Byte1 = Floor(FirstLoopSample I 65536) 
FirstLoopSample = FirstLoopSample - (CLng(Byte1) * 65536) 
Byte2 = Floor(FirstLoopSample I 256) 
FirstLoopSample = FirstLoopSample - (CLng(Byte2) * 256) 
Byte3 = FirstLoopSample 
Put 3 , 7 , Byte1 
Put 3 , 8 , Byte2 
Put 3 , 9 , Byte3 
Put 3 , 10 , CByte(BaseNoteNurnber) 
Put 3 , 11 , CByte(AttackVolumeincrement) 
Put 3 , 12 , CByte(ReleaseVolumeDecrement) 
Close 3 
End If 
FileNameTextField . Text 
End Sub 
"" 
L.2 Instruments Association Form.frm 
It I If t I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I If I I I I I I I It I I I I I I I I I I I I I I I I I I I I I I I I 
' Author : Ryan Makos 
' Date : 312003 
I I I I If If I I I I I I I I I I I I I I I I I I I I I I I I It f I I I I I I I I I I It I I I I I I I I I I I I I If I I I I I I I I l I I I I I 
I I I I I I If I I I I I I If If I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I l t I I I I I I If I I I I I I I I I I I I 
' Initialization settings generated by the Microsoft software 
I 1 I I I I I I I I I I I I I I I I I I I I I I I I If I I I I I I I I I I I If I I I I I I I If I I I I I I I I I I I Iff I If I I I I I I I I I 
VERSION 5 . 00 











LinkTopic " Forml " 
ScaleHeight 6945 
ScaleWidth 8880 
StartUpPosition 3 ' Windows Default 
Begin VB . CommandButton StandardDisassociateButton 










Begin VB . CommandButton 
Caption 
UserDisassociateButton 












Begin VB . CommandButton AssociateButton 














































Begin VB . Label Label2 
Alignment 2 ' Center 




































"MS Sans Serif " 
9 . 75 
0 
700 
0 ' False 
0 ' False 






2 ' Center 




"MS Sans Serif" 
9 . 75 
0 
700 
0 ' False 
0 ' False 
0 ' False 
0 
4095 
Attribute VB Name = " Instrument Associations Form" 
- -
Attribute VB_GlobalNameSpace = False 
Attribute VB Creatable = False 
Attribute VB Predeclaredid = True 
Attribute VB_Exposed = False 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I I 1 I I I If I I I I I I I I I I I I I l I If I I I I I I I I 
' Beginning of Visua l Basic code 
I I l I I I I I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I I I I I I I If I I I I I I I I 
Pr i vate StandardinstrumentNames(O To 174) As String 
Private Sub Form_Load() 
Dim i As Long 
Dim s As String 
Me . Left = GetSetting(App . Title , " Settings ", "MainLeft ", 1000) 
Me . Top = GetSetting(App . Title , "Settings ", " MainTop", 1000) 
Me . Width = 9000 






Private Sub Form_Unload(Cancel As Integer) 
Dim i As Integer 
' close all sub forms 
For i = Forms . Count - 1 To 1 Step - 1 
Unload Forms(i) 
Next 
If Me . WindowState <> vbMinimized Then 
SaveSetting App . Title , ~ settings ~, ~ MainLeft ~, Me . Left 
SaveSetting App . Title , ~ settings ~, ~ MainTop ~, Me . Top 
SaveSetting App . Title , ~ settings ~, ~ MainWidth ~, Me . Width 
SaveSetting App . Title , ~ settings ~, ~ MainHeight ~, Me . Height 
End If 
End Sub 
Private Sub CloseButton_Click() 
If AllUserFilesAssociated False Then 




Private Sub AssociateButton_Click() 
If (UserList . Listindex <> - 1) And (StandardList . Listindex <> - 1) Then 
If UserFilesAssociated(UserList . Listindex) = True Then 
MsgBox ( ~ User file already has an association ~ ) 
Elseif StandardFilesAssociated(StandardList . Listindex) 
MsgBox ( ~ Standard file already has an association ~ ) 
Else 
True Then 
UserFilesAssociated(UserList . Listindex) = True 
StandardFilesAssociated(StandardList . Listindex) = True 
StandardinstrumentAssociations(StandardList . Listindex) 
Else 
UserList . Listindex 
UserinstrumentAssociations(UserList . Listindex) 




MsgBox ( ~ You must choose both a user WAV file and a standard ~ & 
~ instrument to associate ~ ) 
End If 
End Sub 
Private Sub UserDisassociateButton_Click() 
Dim Userindex As Long 
Dim Stdindex As Long 
If UserList . Listindex <> - 1 Then 
Userindex = UserList . Listindex 
Stdindex = UserinstrumentAssociations(Userindex) 
If UserFilesAssociated(Userindex) = False Then 
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Else 
MsgBox ( " User file isn ' t associated with anything yet " ) 
Else 
UserFilesAssociated(Userindex) = False 
StandardFilesAssociated(Stdindex) = False 





MsgBox ( " You must choose a user WAV files to disassociate " ) 
End If 
End Sub 
Private Sub StandardDisassociateButton_Click() 
Dim Userindex As Long 
Dim Stdindex As Long 
If StandardList . Listindex <> - 1 Then 
Stdindex = StandardList . Listindex 
Userindex = StandardinstrumentAssociations(Stdindex) 
If StandardFilesAssociated(Stdindex) = False Then 
MsgBox ( " Standard file isn ' t associated with anything yet " ) 
Else 
UserFilesAssociated(Userindex) = False 
StandardFilesAssociated(Stdindex) = False 






MsgBox ( " You must choose a user WAV files to disassociate " ) 
End If 
End Sub 
Private Sub RefreshUserFiles() 
Dim i As Long 
Dim s As String 
Dim sAdd As String 
UserList . Clear 
For i = 0 To (NumWAVFiles - 1) 
sAdd = "" 
If UserFilesAssociated(i) = True Then 
sAdd " & 
StandardinstrumentNames(UserinstrumentAssociations(i)) 
End If 
If i < 10 Then 
s = " 00 " & CStr(i) 
Elseif i < 100 Then 
s 
Else 
" 0 " & CStr(i) 
s = CStr(i) 
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End If 
UserList . Additem (s & "· " & FindFileName(WAVFiles(i) , 1) & sAdd) 
Next i 
End Sub 
Private Sub RefreshStandardFiles() 
Dim i As Long 
Dim 1 As Long 
Dim s As String 
Dim sAdd As String 
StandardList . Clear 
For i = 0 To 174 
sAdd = "" 
If StandardFilesAssociated(i) = True Then 
1 = StandardinstrumentAssociations(i) 
If 1 < 10 Then 
s = " 00 " & CStr(l) 
Elseif 1 < 100 Then 
s " 0 " & CStr(l) 
Else 
s = CStr(l) 
End If 
SAdd = II II & S & II : II & 
FindFileName(WAVFiles(StandardinstrumentAssociations(i)) , l) 
End If 
StandardList . Additem (StandardinstrumentNames(i) & sAdd) 
Next i 
End Sub 
Private Sub AssignStandardinstrumentNames() 
StandardinstrumentNames(O) " 000 : Acoustic Grand Piano " 
StandardinstrumentNames(l) " 001 : Bright Acoustic Piano " 
StandardinstrumentNames(2) " 002 : Electric Grand Piano " 
StandardinstrumentNames(3) " 003 : Hanky- Tonk Piano " 
StandardinstrumentNames(4) " 004 : Rhodes Piano " 
StandardinstrumentNames ( 5) " 005 : Chorused Piano " 




















" 007 : Clavinet " 
" 008 : Celesta " 
" 009 : Glockenspiel " 
" 010 : Music Box " 
" 011 : Vibraphone " 
" 012 : Marimba " 
" 013 : Xylophone " 
" 014 : Tubular Bells " 
" 015 : Dulcimer " 
" 016 : Hammond Organ " 
" 017 : Percussive Organ " 
" 018 : Rock Organ " 
" 019 : Church Organ " 
" 020 : Reed Organ " 
" 021 : Accordion " 
" 022 : Harmonica " 
" 023 : Tango Accordion " 
" 024 : Acoustic Guitar (Nylon) " 



























































" 026 : Electric Guitar (Jazz) " 
" 027 : Electric Guitar (Clean) " 
" 028 : Electric Guitar (Muted) " 
" 029 : Overdriven Guitar " 
" 030 : Distortion Guitar " 
" 031 : Guitar Harmonics " 
" 032 : Acoustic Bass " 
" 033 : Electric Bass (Finger) " 
" 034 : Electric Bass (Pick) " 
" 035 : Fretless Bass " 
" 036 : Slap Bass 1 " 
" 037 : Slap Bass 2 " 
" 038 : Synth Bass 1 " 
" 039 : Synth Bass 2 " 
" 040 : Violin " 
" 041 : Viola " 
" 042 : Cello" 
" 043 : Contrabass " 
" 044 : Tremolo Strings " 
" 045 : Pizzicato Strings " 
" 046 : Orchestral Harp " 
" 047 : Timpani " 
" 048 : String Ensemble 1 " 
" 049 : String Ensemble 2 " 
" 050 : Synth Strings 1 " 
" 051 : Synth Strings 2 " 
" 052 : Choir Ah ' s " 
" 053 : Voice Oh ' s " 
" 054 : Synth Voice " 
" 055 : Orchestra Hit " 
" 056 : Trumpet " 
" 057 : Trombone " 
" 058 : Tuba " 
" 059 : Muted Trumpet " 
" 060 : French Horn " 
" 061 : Brass Section " 
" 062 : Synth Brass 1 " 
" 063 : Synth Brass 2 " 
" 064 : Soprano Sax " 
" 065 : Alto Sax " 
" 066 : Tenor Sax " 
" 067 : Baritone Sax " 
" 068 : Oboe " 
" 069 : English Horn " 
" 070 : Bassoon " 
" 071 : Clarinet " 
" 072 : Piccolo " 
" 073 : Flute " 
" 074 : Recorder " 
" 075 : Pan Flute " 
" 076 : Bottle Blow" 
" 077 : Shakuhachi " 
" 078 : Whistle " 
" 079 : Ocarina " 
" 080 : Lead 1 (Square) " 
" 081 : Lead 2 (Sawtooth) " 



























































" 083 : Lead 4 (Chiff Lead) " 
" 084 : Lead 5 (Charang) " 
" 085 : Lead 6 (Voice) " 
" 086 : Lead 7 (Fifths) " 
" 087 : Lead 8 (Brass+ Lead) " 
" 088 : Pad 1 (New Age) " 
" 089 : Pad 2 (Warm) " 
" 090 : Pad 3 (Polysynth) " 
" 091 : Pad 4 (Choir) " 
" 092 : Pad 5 (Bowed) " 
" 093 : Pad 6 (Metallic) " 
" 094 : Pad 7 (Halo) " 
" 095 : Pad 8 (Sweep) " 
" 096 : FX 1 (Rain) " 
" 097 : FX 2 (Soundtrack) " 
" 098 : FX 3 (Crystal) " 
" 099 : FX 4 (Atmosphere) " 
" 100 : FX 5 (Brightness) " 
" 101 : FX 6 (Goblins) " 
" 102 : FX 7 (Echoes) " 
" 103 : FX 8 (Sci - Fi) " 
" 104 : Sitar" 
" 105 : Banjo" 
" 106 : Shamisen " 
" 107 : Koto " 
" 108 : Kalimba " 
"1 09 : Bagpipe " 
" 110 : Fiddle " 
" 111 : Shanai " 
" 112 : Tinkle Bell " 
" 113 : Agogo " 
" 114 : Steel Drums " 
" 115 : Woodblock " 
" 116 : Taiko Drum" 
" 117 : Melodic Tom" 
" 118 : Synth Drum" 
" 119 : Reverse Cymbal " 
" 120 : Guitar Fret Noise " 
" 121 : Breath Noise " 
" 122 : Seashore " 
" 123 : Bird Tweet " 
" 124 : Telephone Ring " 
" 125 : Helicopter " 
" 126 : Applause " 
" 127 : Gunshot " 
" 128 : Drum : Acoustic Bass Drum" 
" 129 : Drum : Electric Bass Drum" 
" 130 : Drum : Side Stick" 
" 131 : Drum : Acoustic Snare " 
" 132 : Drum : Hand Clap " 
" 133 : Drum : Electric Snare " 
" 134 : Drum : Low Floor Tom" 
" 135 : Drum : Closed High Hat " 
" 136 : Drum : High Floor Tom" 
" 137 : Drum : Pedal High Hat " 
" 138 : Drum : Low Tom" 
" 139 : Drum : Open High Hat " 
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StandardinstrumentNames(l40) " 140 : Drum : Low Mid Tom" 
StandardinstrumentNames(l4 1 ) " 141 : Drum : High Mid Tom" 
StandardinstrumentNames(l42) " 142 : Drum : Crash Cymbal 1 " 
StandardinstrumentNames(l43) " 143 : Drum : High Tom" 
StandardinstrumentNames(l44) " 144 : Drum : Ride Cymbal 1 " 
StandardinstrumentNames(l45) " 145 : Drum : Chinese Cymbal " 
StandardinstrumentNames(l46) " 146 : Drum : Ride Bell " 
StandardinstrumentNames(l47) " 147 : Drum : Tambourine " 
StandardinstrumentNames(l48) " 148 : Drum : Splash Cymba l" 
StandardinstrumentNames(l49) " 149 : Drum : Cowbell " 
StandardinstrumentNames(l50) " 150 : Drum : Crash Cymbal 2 " 
StandardinstrumentNames(l51) " 151 : Drum : Vibraslap " 
StandardinstrumentNames(l52) " 152 : Drum : Ride Cymbal 2 " 
StandardinstrumentNames(l53) " 153 : Drum : High Bongo " 
StandardinstrumentNames(l54) " 154 : Drum : Low Bongo " 
StandardinstrumentNames(l55) " 155 : Drum : Mute High Conga " 
StandardinstrumentNames(l56) " 156 : Drum : Open High Conga " 
StandardinstrumentNames(l57) " 157 : Drum : Low Conga " 
StandardinstrumentNames(l58) " 158 : Drum : High Timbale " 
StandardinstrumentNames(l59) " 159 : Drum : Low Timbale " 
StandardinstrumentNames(l60) " 160 : Drum : High Agogo " 
StandardinstrumentNames(l61) " 161 : Drum : Low Agogo " 
StandardinstrumentNames(l62) " 162 : Drum : Cabasa " 
StandardinstrumentNames(l63) " 163 : Drum : Maracas " 
StandardinstrumentNames(l64) " 164 : Drum : Short Whistle " 
StandardinstrumentNames(l65) " 165 : Drum : Long Whistle " 
StandardinstrumentNames(l66) " 166 : Drum : Short Guiro " 
StandardinstrumentNames(l67) " 167 : Drum : Long Guiro " 
StandardinstrumentNames(l68) " 168 : Drum : Claves " 
StandardinstrumentNames(l69) " 169 : Drum : High Wood Block" 
StandardinstrumentNames(l70) " 170 : Drum : Low Wood Block" 
StandardinstrumentNames(l71) " 171 : Drum : Mute Cuica " 
StandardinstrumentNames(l72) " 172 : Drum : Open Cuica " 
StandardinstrumentNames(l73) " 173 : Drum : Mute Triangle " 
StandardinstrumentNames(l74) " 174 : Drum : Open Triangle " 
End Sub 
Private Function FindFileName(FileName As String , Index As Long) As String 
If (Left(Right(FileName , Index) , 1)) = " \ " Then 




FindFileName(FileName , Index+ 1) 
End Function 
L.3 Main Form.frm 
I I I I I I I I I I I I I I I I I I I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I I I I l I I l I I I I I I I I I I I I I I I I I I I I I 
' Author : Ryan Makos 
' Date : 3/2003 
I I I I I I I I I I I I I I I I I I I I 1 I I I I I I I I I I I I I I I I I I I I I I I I If I I I I I I l I l I I I I I 1 I I I I I I I I I I I I I I 
I I I I I I I If I I I I I I I I I I I I I I I I I I I I I I I I I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I I l I I I I I I I I I I I 
' Initial i zation settings generated by the Microsoft software 
I I I I I I I I I I I I I I I I I It I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I If I I I I 
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VERSION 5 . 00 
Object = " {F9043C88 - F6F2 - 101A-A3C9-08002B2F49FB}#1 . 2#0 ''; " COMDLG32 . 0CX " 
Object = " {831FDD16-0C5C- 11D2 - A9FC - OOOOF8754DA1}#2 . 0#0 "; "MSCOMCTL . OCX " 
Begin VB . Form Main_Form 







LinkTopic " Form1 " 
OLEDropMode 1 ' Manual 
ScaleHeight 6675 
ScaleWidth 9000 
StartUpPosition 3 ' Windows Default 























































































































































Begin VB . Timer ProgressTimer 
End 





































Begin VB . CommandButton 
Caption 
WAVListRemoveButton 





































1 ' Manual 

















2 ' Extended 
1 ' Manual 




Begin VB . ListBox MIDIList 
Height 1425 
Left 120 
MultiSelect 2 ' Extended 
OLEDropMode 
Sorted 
1 ' Manual 

























Visible 0 ' False 
Width 1215 
End 
Begin VB . Label Label7 
Caption 
Height 











0 ' False 
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Begin VB . Label Label3 
Caption 
Height 












0 ' False 
1815 










0 ' False 
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Begin VB . Label Labell 










0 ' False 
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Begin VB . Label Label6 
Caption " IDF ' s " 
BeginProperty Font 


















0 ' False 
0 ' False 







































Caption "MIDI Files " 
BeginProperty Font 





Underline 0 ' False 
Italic 0 ' False 






















Begin VB . Menu mnuFile 
Caption " &File " 
Begin VB . Menu mnuFileExit 
Caption " E&xit " 
End 
End 
Begin VB . Menu mnuHelp 
Caption " &Help " 
mnuHelpContents Begin VB . Menu 
Caption 
End 
" &Contents " 
End 
End 
Begin VB . Menu 
Caption 
End 






" &About " 
Attribute VB Name = "Main Form" 
- -
Attribute VB_GlobalNameSpace = False 
Attribute VB Creatable = False 
Attribute VB Predeclaredid = True 
Attribute VB_Exposed = False 
I I I I I I I I I I I I I I I I I If I I I I I I I I I I I I I I I I I I l I 1 I I I I I I I I I I I I I I I I I l I I I l I I I I I I I I I I I I I I 
' Beginning of Visual Basic code 
I I I I I l I I I I I I l I I I I I I I I I I I I I I I I I I I I l I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
Private Declare Sub DlPortWritePortUchar Lib "dlportio . dll " 
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(ByVal Port As Long , ByVal Value As Byte) 
Private Declare Function DlPortReadPortUchar Lib '' dlportio . dll " 
(ByVal Port As Long) As Byte 
Private Declare Function OSWinHelp % Lib " user32 " Alias "WinHelpA" 
(ByVal hwnd& , ByVal HelpFile$ , ByVal wCommand%, dwData As Any) 
Private Sub Form_Load() 
Me . Left = GetSetting(App . Title , "Settings ", "MainLeft ", 1000) 
Me . Top = GetSetting(App . Title , "Settings ", "MainTop", 1000) 
Me . Width = 9000 
Me . Height = 7350 
MIDIList . C1ear 
WAVList . C1ear 
IDFList . Clear 
NumMIDIFiles = 0 
NumWAVFiles 0 
NumiDFFiles = 0 
Ret = Chr(l3) & Chr(10) 
' ctrl = " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
IncludeStandardWavesinUpload = False 
MIDIProgressValue = 0 
WAVProgressValue = 0 





Private Sub Form_Unload(Cancel As Integer) 
Dim i As Integer 
' close all sub forms 
For i = Forms . Count - 1 To 1 Step - 1 
Unload Forms(i) 
Next 
If Me . WindowState <> vbMinimized Then 
SaveSetting App . Title , " Settings ", "MainLeft ", Me . Left 
SaveSetting App . Title , "Settings ", " MainTop '', Me . Top 
SaveSetting App . Title , "Settings ", " MainWidth", Me . Width 
SaveSetting App.Title , " Settings ", "MainHeight ", Me . Height 
End If 
End Sub 
Private Sub IncludeStandardWavesCheckBox_Click() 









Private Sub MIDIListRandomizeButton_Click() 
Dim NumMIDisLeft As Long 
Dim TempFiles(O To 999) As String 
Dim s As String 
Dim TempNum As Long 
Dim i As Long 
Dim j As Long 
NumMIDisLeft NumMIDIFiles 
Fori= 0 To (NumMIDIFiles - 1) . 
TempFiles(i) = MIDIFiles(i) 
Next i 
For i = 0 To (NumMIDIFiles - 1) 
TempNum = Int(NumMIDisLeft * Rnd) 
MIDIFiles(i) = TempFiles(TempNum) 
For j = TempNum To (NumMIDisLeft - 2) 
TempFiles(j) = TempFi1es(j + 1) 
Next j 
NumMIDisLeft = NumMIDisLeft - 1 
Next i 
MIDIList . Clear 
For i = 0 To (NumMIDIFiles - 1) 
If i < 10 Then 
s = " 00 " & CStr(i) 
Elseif i < 100 Then 




MIDIList . Additem (s & "· " & FindFileName(MIDIFiles(i) , 1)) 
Next i 
End Sub 
Private Sub mnuHelpAbout_Click() 
MsgBox "Version " & App . Major & 
End Sub 
Private Sub mnuHelpContents_Click() 
Dim nRet As Integer 
& App . Minor & & App . Revision 
' if there is no helpfile for this project display a message to the user 
' you can set the HelpFile for your application in the 
' Project Properties dialog 
If Len(App . HelpFile) = 0 Then 
Else 
MsgBox " Unable to display Help Contents . There is no Help " & 
" associated with this project .", vbinformation , Me . Caption 
On Error Resume Next 
nRet = OSWinHelp(Me . hwnd , App . HelpFile , 3 , 0) 
If Err Then 





Private Sub mnuFi l eExit_Click() 
' unload the form 
Unload Me 
End Sub 
Private Sub AddFileToList(FileName As String) 
Dim s As String 
If (Right(FileName , 3) = " wav " ) Or (Right(FileName , 3) 
If NumWAVFiles < 81 Then 
WAVFiles(NumWAVFiles) =FileName 
If NumWAVFiles < 10 Then 
s = " 00 " & CStr(NumWAVFiles) 
Elseif NumWAVFiles < 100 Then 




" WAV " ) Then 
WAVList . Additem (s & ": " & FindFileName(FileName , 1)) 
NumWAVFiles = NumWAVFiles + 1 
ResetinstrumentAssociations 
Else 
MsgBox ( " You may only specify up to 81 user WAV files (0 - 80) " ) 
End If 
Elseif (Right(FileName , 3) = " idf " ) Or 
(Right(FileName , 3) = " IDF " ) Then 
If NumiDFFiles < 81 Then 
IDFFiles(NumiDFFiles) =FileName 
If NumiDFFiles < 10 Then 
Else 
s = " 00 " & CStr(NumiDFFiles) 
Elseif NumiDFFiles < 100 Then 




IDFList . Additem (s & ": " & FindFileName(FileName , 1)) 
NumiDFFiles = NumiDFFiles + 1 
MsgBox ( " You may only specify up to 81 user IDF files (0 - 80) " ) 
End If 
Elseif (Right(FileName , 3) = "mid " ) Or (Right(FileName , 3) = "MID " ) 
Or (Right(FileName , 4) = "midi '' ) Or (Right(FileName , 4) = 
"MIDI " ) Then 
If NumMIDIFiles < 1000 Then 
MIDIFi les(NumMIDIFiles) =FileName 
If NumMIDIFiles < 10 Then 
s = " 00 " & CStr(NumMIDIFiles) 
Elseif NumMIDIFiles < 100 Then 





MIDIList . Additem (s & ": " & FindFileName(FileName , 1)) 
NumMIDIFiles = NumMIDIFiles + 1 
Else 
MsgBox ( " You may only specify up to 1000 MIDI files (0 - 999) " ) 
End If 
Else 
MsgBox ( " Invalid File Type" & Ret & " File must be of type " & 
". wav , . idf , . mid , or . midi " ) 
End If 
End Sub 
Private Sub MIDIListRemoveButton_Click() 
RemoveMIDIFilesFromList 
End Sub 
Private Sub MIDIList_KeyDown(KeyCode As Integer, Shift As Integer) 




Private Sub RemoveMIDIFilesFromList() 
Dim Oldindex As Integer 
Dim Newindex As Integer 
Dim i As Integer 
Dim TempList(O To 999) As String 
Newindex = 0 
For Oldindex = 0 To (NumMIDIFiles - 1) 
If (MIDIList . Selected(Oldindex) = False) Then 
TempList(Newindex) = MIDIFiles(Oldindex) 
Newindex = Newindex + 1 
End If 
Next Oldindex 
For i = 0 To 999 
MIDIFiles(i) = TempList(i) 
Next i 
NumMIDIFiles = Newindex 
RefreshFileList MIDIList , NumMIDIFiles , 1 
End Sub 
Private Sub OpeniDFEditorButton_Click() 
IDF Editor Form . Show vbModal 
End Sub 
Private Sub ProgressTimer_Timer() 
MIDIProgressBar . Value = MIDIProgressValue 
WAVProgressBar.Value = WAVProgressValue 
IDFProgressBar . Value = IDFProgressValue 
UploadProgressBar . Value = UploadProgressValue 
UploadProgressLabel . Caption = UploadProgressLabelValue 
End Sub 
Private Sub RemoveAllMIDisButton Click() 
MIDIList . Clear 
NumMIDIFiles = 0 
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End Sub 
Private Sub WAVListRemoveButton_Click() 
RemoveWAVFilesFromList 
End Sub 
Private Sub WAVList_KeyDown(KeyCode As Integer , Shift As Integer) 




Private Sub RemoveWAVFilesFromList() 
Dim Oldindex As Integer 
Dim Newindex As Integer 
Dim i As Integer 
Dim TempList(O To 80) As String 
Newindex = 0 
For Oldindex = 0 To (NumWAVFiles - 1) 
If (WAVList . Selected(Oldindex) = False) Then 
TempList(Newindex) = WAVFiles(Oldindex) 
Newindex = Newindex + 1 
End If 
Next Oldindex 
For i = 0 To 80 
WAVFiles(i) = TempList(i) 
Next i 
NumWAVFiles = Newindex 
RefreshFileList WAVList , NumWAVFiles , 2 
ResetinstrumentAssociations 
End Sub 
Private Sub IDFListRemoveButton_Click() 
RemoveiDFFilesFromList 
End Sub 
Private Sub IDFList_KeyDown(KeyCode As Integer , Shift As Integer) 




Private Sub RemoveiDFFilesFromList() 
Dim Oldindex As Integer 
Dim Newindex As Integer 
Dim i As Integer 
Dim TempList(O To 80) As String 
Newindex = 0 
For Oldindex = 0 To (NumiDFFiles - 1) 
If (IDFList . Selected(Oldindex) = False) Then 
TempList(Newindex) = IDFFiles(Oldindex) 




For i = 0 To 80 
IDFFiles(i) = TempList(i) 
Next i 
NumiDFFiles = Newindex 
RefreshFileList IDFList , NumiDFFiles , 3 
End Sub 
Private Sub RefreshFileList(lb As ListBox , NumFiles As Integer , 
FileType As Integer) 
End 
Dim i As Integer 
Dim s As String 
lb . Clear 
For i = 0 To (NumFiles - 1) 
If i < 10 Then 
Next 
Sub 
s = " 00 " & CStr(i) 
Elseif i < 100 Then 




Select Case FileType 
Case 1 
lb . Additem (s & 
Case 2 
lb . Additem (s & 
Case Else 






" & FindFileName(MIDIFiles(i) , 1)) 
" & FindFileName(WAVFiles(i) , 1)) 
" & FindFileName(IDFFiles(i) , 1 )) 
Private Sub UploadButton_Click() 
If NumWAVFiles <> NumiDFFiles Then 
MsgBox (" Error : There must be an equal number of IDF files " & 
" and WAV files to be uploaded " ) 
Elseif AllUserFi l esAssociated = False Then 
Else 
MsgBox (" Error : You must associate all user WAV files with " & 
" standard instruments " ) 
UpdateMIDIProgressBar 0 , 1 
UpdateWAVProgressBar 0 , 1 
UpdateiDFProgressBar 0 , 1 
UpdateUploadProgressBar 0 , 1 
UpdateUploadProgressLabel 
MIDIProgressBar . Value = 0 
WAVProgressBar . Value = 0 
IDFProgressBar . Value = 0 
UploadProgressBar . Value = 0 
UploadProgressLabel . Caption 
Labell . Visible 
Label2 . Visible 






Label7 . Visible =True 
UploadProgressLabel . Visible =True 
MIDIProgressBar . Visible =True 
WAVProgressBar . Visible =True 
IDFProgressBar . Visible =True 
UploadProgressBar . Visible =True 
DoEvents 
ProgressTimer . Enabled True 
1 Disable buttons 
MIDIListRemoveButton.Enabled = False 
WAVListRemoveButton . Enabled = False 
IDFListRemoveButton . Enabled = False 
UploadButton . Enabled = False 
InstrumentAssociationsButton . Enabled 
OpeniDFEditorButton . Enabled = False 
RemoveAllMIDisButton . Enabled = False 
MIDIListRandomizeButton . Enabled = False 
If ConvertWAVFilesForUpload = True Then 
False 
If ConvertiDFFilesForUpload = True Then 





1 Re - enable buttons 
MIDIListRemoveButton . Enabled = True 
WAVListRemoveButton.Enabled True 
IDFListRemoveButton . Enabled = True 
UploadButton . Enabled = True 
InstrumentAssociationsButton . Enabled 
OpeniDFEditorButton . Enabled = True 
RemoveAllMIDisButton . Enabled = True 
MIDIListRandomizeButton . Enabled = True 
ProgressTimer . Enabled = False 
MIDIProgressBar . Value = 0 
WAVProgressBar . Value = 0 
IDFProgressBar . Value = 0 
UploadProgressBar . Value = 0 
UploadProgressLabel . Caption 
Labell . Visible 
Label2 . Visible 
Label3 . Visible 





UploadProgressLabel.Visible = False 
MIDIProgressBar . Visible = False 
WAVProgressBar . Visible = False 
IDFProgressBar . Visible = False 





Private Sub InstrumentAssociationsButton_Click() 
Instrument Associations Form . Show vbModal 
End Sub 
Private Sub Form_OLEDragDrop(Data As DataObject , Effect As Long , _ 
Button As Integer , Shift As Integer , x As Single , y As Single) 
If Data . GetFormat(vbCFFiles) Then 
Dim vFN 





Private Sub Form_OLEDragOver(Data As DataObject , Effect As Long , 
Button As Integer , Shift As Integer , x As Single , y As Single , 
State As Integer) 
If Data.GetFormat(vbCFFiles) Then 






Private Sub MIDIList_OLEDragDrop(Data As DataObject , Effect As Long , 
Button As Integer , Shift As Integer , x As Single , y As Single) 
Form_OLEDragDrop Data , Effect , Button , Shift , x , y 
End Sub 
Private Sub MIDIList_OLEDragOver(Data As DataObject , Effect As Long , 
Button As Integer , Shift As Integer , x As Single , y As Single , 
State As Integer) 
Form_OLEDragOver Data , Effect , Button , Shift , x , y , State 
End Sub 
Private Sub IDFList_OLEDragDrop(Data As DataObject , Effect As Long , 
Button As Integer , Shift As Integer , x As Single , y As Single) 
Form_OLEDragDrop Data , Effect , Button , Shift , x , y 
End Sub 
Private Sub IDFList_OLEDragOver(Data As DataObject , Effect As Long , _ 
Button As Integer , Shift As Integer , x As Single , y As Single , 
State As Integer) 
Form_OLEDragOver Data , Effect , Button , Shift , x , y , State 
End Sub 
Private Sub WAVList_OLEDragDrop(Data As DataObject , Effect As Long , 
Button As Integer , Shift As Integer , x As Single , y As Single) 
Form_OLEDragDrop Data , Effect , Button , Shift , x , y 
End Sub 
Private Sub WAVList_OLEDragOver(Data As DataObject , Effect As Long , _ 
Button As Integer , Shift As Integer , x As Single , y As Single , 
State As Integer) 
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Form_OLEDragOver Data , Effect , Button , Shift , x , y , State 
End Sub 
L.4 IDF Conversion.bas 
I I I I I I I I I I I I I I I I 1 I I I I I I I I I I I I I I I I I If 1 I I I I I I I I I I I I I I l I I l I 1 I I I I I I I I I If I I I I I I I I 
' Author : Ryan Mokos 
' Date : 812003 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I l I I I I I If I I I I I I I I I I I I I I I I I 
Attribute VB Name = " IDF Conversion " 
- -
Private IDFFilePosition As Long 
Private UserWAVFileSpacePosition As Long in double words (=SDRAM address) 
Private BlockData(1 To BLOCK_SIZE) As Byte 
Private CurrentiDF(1 To 12) As Byte 
Public Function ConvertiDFFilesForUpload() As Boolean 
Dim i As Long 
Dim DataBuffer(1 To 2100) As Byte 
IDFFilePosition = 1 
UserWAVFileSpacePosition USER WAV BLOCK ADDR START I 4 
' Fill data so IDF ' s start at address x006000 
For i = 1 To (IDF_BLOCK_ADDR_START -
(FIRST_IDF_FILE_BLOCK * BLOCK_SIZE)) 
BlockData(i) = &HO 
Next i 
IDFFilePosition = IDFFilePosition + (IDF_BLOCK ADDR START -
(FIRST IDF_FILE_BLOCK * BLOCK_SIZE)) 
' Add standard IDF data 
Open App . Path & " \stdidfs . dat " For Binary As 1 
Get 1 , 1 , DataBuffer 
For i = IDFFilePosition To (IDFFilePosition + 2099) 
BlockData(i) = DataBuffer(i - IDFFilePosition + 1) 
Next i 
IDFFilePosition = IDFFilePosition + 2100 
Close 1 
' Assign base note pitches for instruments 
For i = 10 To 2100 Step 12 
InstrumentBaseNotes((i - 10) I 12) = DataBuffer(i) 
Next i 
For i = 175 To 225 
InstrumentBaseNotes ( i) 60 
Next i 
' Add user IDF data 
For i = 0 To (NumiDFFiles - 1) 
Open IDFFiles(i) For Binary As 1 
' Read the IDF from the file 
Get 1 , 1 , CurrentiDF 
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UpdateiDFProgressBar CLng(i) , CLng(NumiDFFiles - 1) 
DoEvents 
Next i 
ConvertiDFFilesForUpload = True 
1 Add data for rest of block 
For i = IDFFilePosition To (NUM_IDF BLOCKS * BLOCK_SIZE) 
BlockData(i) = &HO 
Next i 
1 Write file length and block data to file 
Open App . Path & " \idfs . dat " For Binary As 2 
Put 2 , 1 , &HO 
Put 2 , 2 , CByte(NUM_IDF_BLOCKS) 
Put 2 , 3 , BlockData 
Close 2 
EndConvertiDFFilesForUpload : 
UpdateiDFProgressBar 1 , 1 
DoEvents 
End Function 
Private Function IDFFileFormatOK(FileNum As Integer) As Boolean 
Dim siDF As String 
IDFFileFormatOK = True 
siDF = (Chr(CLng(CurrentiDF(l)))) & (Chr(CLng(CurrentiDF(2)))) & 
(Chr(CLng(CurrentiDF(3)))) 
1 Check that file begins with " IDF " 
If siDF <> " IDF" Then 
MsgBox ( "Malformed IDF File : File does not begin with 1 IDF " 1 & 
Ret & IDFFiles(FileNum)) 
IDFFileFormatOK = False 
1 Check that the number of samples in the WAV (bytes 4- 6) 
1 is between 1 and 6M 
Elseif (GetTripleByte(4) < 1) Or (GetTripleByte(4) > (6 * 2 A 20)) Then 
MsgBox ( " IDF Value Out of Range : The number of WAV samples " & 
"must be between 1 and 6M " & Ret & IDFFiles(FileNum)) 
IDFFileFormatOK = False 
1 Check that the first loop sample (bytes 7 - 9) 
1 is between 0 and the number of samples 
Elseif (GetTripleByte(7) < 0) Or (GetTripleByte(7) > 
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GetTripleByte(4)) Then 
MsgBox (" IDF Value Out of Range : The first loop sample must be " & 
"between 0 and the total number of samples in the WAV " & 
Ret & IDFFiles(FileNum)) 
IDFFileFormatOK = False 
1 Check that the base note number (byte 10) is between 0 and 127 
Elseif (CurrentiDF(10) < 0) Or (CurrentiDF(10) > 127) Then 
MsgBox ( " IDF Value Out of Range : The base note number must be " & 
"between 0 and 127 " & Ret & IDFFiles(FileNum)) 
IDFFileFormatOK = False 
End If 
End Function 
Private Sub WriteiDFToUploadFile(FileNum As Integer) 
Dim i As Long 
Dim Byte1 As Byte 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
1 Calculate and write the WAV starting address 
i = UserWAVFileSpacePosition 
Byte1 Floor(i I 65536) 
i = i - (CLng(Byte1) * 65536) 
Byte2 F1oor(i I 256) 
i = i - (CLng(Byte2) * 256) 
Byte3 i 
BlockData(IDFFilePosition) = Byte1 
BlockData(IDFFilePosition + 1) Byte2 
BlockData(IDFFilePosition + 2) = Byte3 
1 Calculate and write the WAV ending address 
If WAVisMono(FileNum) = True Then 
i UserWAVFileSpacePosition + (WAVFi1eSizes(FileNum) I 2) 1 
Else 
i UserWAVFileSpacePosition + (WAVFileSizes(FileNum) I 4) - 1 
End If 
Byte1 Floor(i I 65536) 
i = i - (CLng(Byte1) * 65536) 
Byte2 Floor(i I 256) 
i = i - (CLng(Byte2) * 256) 
Byte3 i 
BlockData(IDFFilePosition + 3) 
BlockData(IDFFilePosition + 4) 




1 Calculate and write the WAV loop starting address 
Byte1 CurrentiDF(7) 
Byte2 = CurrentiDF(8) 
Byte3 = CurrentiDF(9) 
i = 65536 * CLng(Byte1) + 256 * CLng(Byte2) + CLng(Byte3) 
If i <> 0 Then 
i = i + UserWAVFileSpacePosition 
End If 
Byte1 F1oor(i I 65536) 
i = i - (CLng(Byte1) * 65536) 
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Byte2 Floor(i I 256) 
i = i - (CLng(Byte2) * 256) 
Byte3 i 
BlockData(IDFFilePosition + 6) 
BlockData(IDFFilePosition + 7) 




' Write the base note number , attack volume increment , 
' and release volume decrement 
BlockData(IDFFilePosition + 9) = CurrentiDF(lO) 
BlockData(IDFFilePosition + 10) CurrentiDF(ll) 
BlackData(IDFFilePosition + 11) = CurrentiDF(l2) 
' Record the base note of the instrument 
InstrumentBaseNotes(FileNum + 175) = CurrentiDF(lO) 
If WAVisMono(FileNum) = True Then 
UserWAVFileSpacePosition = UserWAVFileSpacePosition + 
(WAVFileSizes(FileNum) I 2) 
Else 
UserWAVFileSpacePosition = UserWAVFileSpacePosition + 
(WAVFileSizes(FileNum) I 4) 
End If 
IDFFilePosition = IDFFilePosition + 12 
End Sub 
Private Function GetTripleByte(StartingByte As Long) As Long 
GetTripleByte = 65536 * CLng(CurrentiDF(StartingByte)) + 256 * 
CLng(CurrentiDF(StartingByte + 1)) . + 
CLng(CurrentiDF(StartingByte + 2)) 
End Function 
L.S Main Module.bas 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 1 I I I I I I I I I 1 I I I I I I I I I I I 1 I I I I I I I I I 
' Author : Ryan Makos 
' Date : 312003 
I I I I I I I I I I I I I I I I If I I I I I I I I I I I I I 1 I I I I I I I I I I I I I I I I I I I I I I I I If If I I I I I I I I I I I I I I I l 
Attribute VB Name = "Main Module " 












' in bytes 
' in bytes 
IDF_BLOCK_ADDR_START As Long = 98304 ' in bytes 
STANDARD_WAV_BLOCK_ADDR_START As Long = 262144 
USER_SONG_BLOCK_ADDR_START As Long = 33554432 
USER_WAV_BLOCK_ADDR_START As Long = 41943040 
BLOCK_SIZE As Long = 67584 ' in bytes 
PAGE SIZE As Long = 2112 in bytes 
FIRST IDF FILE BLOCK = 1 in blocks 
FIRST STD WAV FILE BLOCK = 3 ' in blocks 
FIRST SONG FILE BLOCK = 496 ' in blocks 
- - -
FIRST USER WAV FILE BLOCK = 620 ' in blocks 
Public Canst NUM RESERVED BLOCKS 
Public Canst NUM IDF BLOCKS = 1 
1 ' in blocks 
in blocks 
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Public Const NUM SONG BLOCKS = 124 in blocks 
Public Const NUM USER WAV BLOCKS = 372 1 in blocks 
Public Const PITCH BEND RANGE = 2 1 # of half steps in the pitch bend range 
Public Ret As String 
Public MIDIFiles(O To 999) As String 
Public WAVFiles(O To 80) As String 
Public IDFFiles(O To 80) As String 
Public NumMIDIFiles As Integer 
Public NumWAVFiles As Integer 
Public NumiDFFiles As Integer 
Public WAVisMono(O To 80) As Boolean 
Public fMainForm As Main Form 
Public WAVFileSizes(O To 80) As Long in bytes 
Public StandardinstrumentAssociations(O To 174) As Integer 
Public UserinstrumentAssociations(O To 80) As Integer 
Public UserFilesAssociated(O To 80) As Boolean 
Public StandardFilesAssociated(O To 174) As Boolean 
Public InstrumentBaseNotes(O To 255) As Byte 
Public IncludeStandardWavesinUpload As Boolean 
Public MIDIProgressValue As Long 
Public WAVProgressValue As Long 
Public IDFProgressValue As Long 
Public UploadProgressValue As Long 
Public UploadProgressLabelValue As String 
Sub Main() 
ResetinstrumentAssociations 
Set fMainForm = New Main Form 
fMainForm . Show 
End Sub 
Public Function Floor(Number As Double) As Long 
Dim FloorValue As Long 
FloorValue = CLng(Number) 
If FloorValue > Number Then 
FloorValue = FloorValue - 1 
End If 
Floor = FloorValue 
End Function 
Public Function Remainder(Dividend As Long , Divisor As Long) As Long 
Remainder Dividend - (Floor(Div i dend I Divisor) * Divisor) 
End Function 
Public Function AllUserFilesAssociated() As Boolean 
Dim i As Long 
AllUserFilesAssociated = True 
For i = 0 To (NumWAVFiles - 1) 
If UserFilesAssociated(i) = False Then 





Public Sub ResetinstrumentAssociations() 
Dim i As Long 
Fori= 0 To 174 
StandardinstrumentAssociations(i) i 
Next i 
For i = 0 To 80 
UserinstrumentAssociations(i) - 1 
Next i 









Public Sub UpdateMIDIProgressBar(Current As Long , Total As Long) 







CLng((Current * 100) I Total) 
Public Sub UpdateWAVProgressBar(Current As Long , Total As Long) 







CLng( (Current * 100) I Total) 
Public Sub UpdateiDFProgressBar(Current As Long , Total As Long) 







CLng( (Current * 100) I Total) 
Public Sub UpdateUploadProgressBar(Current As Long , Total As Long) 







CLng((Current * 100) I Total) 





Public Function FindFileName(FileName As String , Index As Long) As String 
If (Left(Right(FileName , Index) , 1)) = " \ " Then 




FindFileName(FileName , Index+ 1) 
End Function 
L.6 MIDI Conversion.bas 
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1 Author : Ryan Makos 
1 Date : 3/2003 
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Attribute VB Name = "MIDI Conversion " 
- -
Private MIDIFileByte As Long 
Private NumberOfTracks As Long 
Private CurrentTrack As Long 
Private EndOf Trackindex As Long 
Private EndOfFile As Boolean 
Private InDataTrack As Boolean 
Private VLength As VariableLength 
Private LastStatusEvent As Byte 
Private FreeRegisterindexNotFoundError As Boolean 
Private ClockTicksPerQuarterNote As Long 
Private CurrentMIDIFileNumber As Integer 
1 Index into SongEvents array 
Private NumberOfSongEvents As Long 
1 Time in MIDI clock ticks 
Private CurrentTimeMIDI As Long 
1 Time i n samples (44 , 100 samples/sec) 
Private CurrentTimeSamples As Double 
Private Type NoteRegister 
1 Current note being played in the register : 0 to 127 
Note As Byte 
1 Current volume/key pressure of the note : 0 . 0 to 127 . 0 
Volume As Double 
1 True if no note is being played in the registered ; false otherwise 
IsFree As Boolean 
1 True if a damper pedal controller event has kept the note from 
1 being turned off ; false otherwise 
Sustained As Boolean 
End Type 
Private NoteRegisters(O To 31) As NoteRegister 
Private NoteRegisterindex As Long 1 Index into NoteRegisters array 
1 Current tempo of the song in samples per MIDI clock tick 
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1 CurrentTempo = [44100 * Tempo(in usee/quarter note)) I 
[1000000 * C1ockTicksPerQuarterNote) 
Private CurrentTempo As Double 
Private Type Channel 
1 MIDI note values (0 -1 27) 
Notes(O To 31) As Byte 
1 Note Registers in which each Note currently playing is stored 
NoteRegister(O To 31) As Byte 
1 Number of notes currently playing on a particular channel 
NumNotesPlaying As Long 
1 Current volume of the channel : 0 . 0 to 127 . 0 
Volume As Double 
1 Current key pressure of the channel : 0 . 0 to 127 . 0 
KeyPressure As Double 
1 True if the damper pedal controller has been turned on for 
1 the channel ; false otherwise 
Sustain As Boolean 
1 Current instrument assigned to the channel: 0 to 255 
Instrument As Byte 
1 Current pan of the channel : 0 to 127 
Pan As Byte 
1 Current pitch bend controller value : (xOO , xOO) to 
(x7f , x7f) - > 0 to 16383 
Pitch As Long 
End Type 
Private Channels(O To 15) As Channel 
Private Type VariableLength 
Value As Long 
Length As Long 
End Type 
Private Type SongEvent 
Channel As Long 
Data(1 To 4) As Byte 
Timeindex As Long 
Type As Byte 
in samples (1 sample = 1/44100 of a second) 
1 0 : Note Off , 1 : Note On , 2 : Key Pres ., 3 : Pan , 
1 4: Pitch , 5 : Delta Time , 6 : Song End , 
1 7 : Time Marker 
End Type 
Private SongEvents() As SongEvent 
Private SongBlockNum As Long 
Public CurrentMIDI() As Byte 
Private BlockData(1 To BLOCK_SIZE) As Byte 
Private BlockPosition As Long 
Private TimeUntilMarker As Long 
Private TimeMarkerNumber As Long 
Public Function ConvertMIDIFilesForUpload() As Boolean 
Dim i As Long 
Dim NumberOfBlocks As Long 
Dim Byte1 As Byte 
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Dim Byte2 As Byte 
BlockPosition = 1 
SongBlockNum = FIRST_SONG FILE BLOCK 
Open App . Path & " \usermidis . dat " For Binary As 3 
1 Write fill data so song data starts at address x800000 
For i = 1 To (USER_SONG_BLOCK_ADDR_START - (FIRST_SONG_FILE_BLOCK * 
BLOCK_SIZE)) 
BlockData(i) = &HO 
Next i 
BlockPosition = BlockPosition + (USER SONG BLOCK ADDR START -
(FIRST_SONG_FILE_ BLOCK * BLOCK_SIZE)) 
For CurrentMIDIFileNumber = 0 To (NumMIDIFiles - 1) 
Open MIDIFiles(CurrentMIDIFileNumber) For Binary As 1 
ReDim CurrentMIDI(LOF(1)) 
Get 1 , 1 , CurrentMIDI 
If MIDIFileHeaderOK = True Then 
If CurrentMIDI(9) = 1 Then 1 Format 1 MIDI file 
1 Clear the temporary MIDI file 
Set fso = CreateObject( "Scripting . FileSystemObject " ) 
Set aaa = fso.CreateTextFile( "_temp_formatO . mid", True) 
aaa . Close 




Open App . Path & " \_temp_formatO . mid" For Binary As 1 
ReDim CurrentMIDI(LOF(1)) 
Get 1 , 1 , CurrentMIDI 
End If 
FreeRegisterindexNotFoundError = False 
ConvertMIDITypeO 
If FreeRegisterindexNotFoundError = True Then 
MsgBox (" Error : Free Register Index Not Found - Some " & 
" notes may not be played" & Ret & 









UpdateMIDIProgressBar CLng(CurrentMIDIFileNumber) , 
CLng(NumMIDIFiles - 1) 
DoEvents 
Next CurrentMIDIFileNumber 




ConvertMIDIFilesForUpload = False 
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EndConvertMIDIFilesForUpload : 
1 Add data for rest of last block and write it 
For i = BlockPosition To BLOCK SIZE 
BlockData(i) = &HO 
Next i 
WriteBlock 
1 Calculate number of blocks used 
NumberOfBlocks = SongBlockNum - FIRST SONG FILE BLOCK 
1 Write file length in blocks 
Bytel = CByte(Floor(NumberOfBlocks I 256)) 
Byte2 = CByte(NumberOfBlocks - (CLng(Bytel) * 256)) 
Put 3 , 1 , Bytel 
Put 3 , 2 , Byte2 
Close 3 
End Function 
Private Function MIDIFileHeaderOK() As Boolean 
Dim sMThd As String 
MIDIFileHeaderOK = True 
sMThd = (Chr(CLng(CurrentMIDI(O)))) & (Chr(CLng(CurrentMIDI(l)))) & 
(Chr(CLng(CurrentMIDI(2)))) & (Chr(CLng(CurrentMIDI(3)))) 
1 Check that file begins with "MThd " (bytes 1 - 4) 
If sMThd <> "MThd" Then 
MsgBox ("Malformed MIDI File : File does not begin with 1 MThd 1 " & 
Ret & MIDIFiles(CurrentMIDIFileNumber)) 
MIDIFileHeaderOK = False 
1 Check that the length of the rest of the header is 6 bytes (bytes 5- 8) 
Elseif (CurrentMIDI(4) <> 0) Or (CurrentMIDI(5) <> 0) Or 
(CurrentMIDI(6) <> 0) Or (CurrentMIDI(7) <> 6) Then 
MsgBox ("Malformed MIDI File : The length of the header is not 6" 
& Ret & MIDIFiles(Cur r entMIDIFileNumber)) 
MIDIFileHeaderOK = False 
1 Check that the format is 0 or 1 (bytes 9- 10) 
Elseif (CurrentMIDI(8) <> 0) Or ((CurrentMIDI(9) <> 0) And 
(CurrentMIDI(9) <> 1)) Then 
MsgBox (" Incorrect MIDI File Format : File must be either type " & 
" 0 or type 1 " & Ret & MIDIFiles(CurrentMIDIFileNumber)) 
MI DIFileHeaderOK = False 
1 Check that the number of data tracks is no greater than 64 
(bytes 11 and 12) 
Elseif (CurrentMIDI(lO) <> 0) Or (CurrentMIDI(ll) > 64) Then 
MsgBox (" Incorrect MIDI File Format : File has more than 64 " & 
"data tracks " & Ret & MIDIFiles(CurrentMIDIFileNumber)) 
MIDIFileHeaderOK = False 
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' Check that the number of clock ticks per quarter note is positive 
(bytes 13 - 14 ) 
Elseif (CurrentMIDI(12) >= 128) Then 
MsgBox ( " Incorrect MIDI File Format : The number of clock " & 
" ticks per quarter note is negative " & Ret & 
MIDIFiles(CurrentMIDIFileNumber)) 
MIDIFileHeaderOK = False 
End If 
' Store the number of clock ticks per quarter note and the number 
' of tracks 
If MIDIFileHeaderOK = True Then 
ClockTicksPerQuarterNote = CLng(CurrentMIDI(12)) * 256 + 
CLng(CurrentMIDI(13)) 
NumberOfTracks = CurrentMIDI(11) 
End If 
End Function 
Private Sub ConvertMIDITypeO() 
Dim i As Long 
MIDIFileByte = 14 
EndOfFile = False 
InDataTrack = False 
CurrentTrack = 0 
LastStatusEvent = 0 
EndOfTrackindex = 1000000 
NumberOfTracks = 1 
TimeUntilMarker = 132300 
TimeMarkerNumber = 1 




Private Sub ProcessMIDIEvent() 
Dim FirstByte As Byte 
Dim SecondByte As Byte 
Dim ThirdByte As Byte 
Dim HighNibble As Byte 
FirstByte = CurrentMIDI(MIDIFileByte) 
SecondByte = CurrentMIDI(MIDIFileByte + 1) 
ThirdByte = CurrentMIDI(MIDIFi1eByte + 2) 
If FirstByte = &H4D Then 
If Not InDataTrack Then 
ProcessDataTrackEvent 




HighNibble = Floor(FirstByte I 16) 
Select Case HighNibble 
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Case &H8 ' Note off 
ProcessNoteOffEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &H9 ' Note on 
ProcessNoteOnEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HA ' Polyphonic key pressure (single note aftertouch) 
ProcessPolyphonicKeyPressureEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HB ' Controller change 
ProcessControllerChangeEvent FirstByte , SecondByte , ThirdByte 
Case &HC ' Program/instrument change 
ProcessinstrumentChangeEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
Case &HD ' Channel key pressure (entire channel aftertouch) 
ProcessChannelKeyPressureEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
Case &HE ' Pitch bend 
ProcessPitchBendEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HF ' Meta Event 
ProcessMetaEvent FirstByte , SecondByte , ThirdByte 
Case Else ' Running status 




Private Sub ProcessDataTrackEvent() 
Dim a , b , c , d As Byte 
Dim TrackLength As Long 
Dim i As Long 
a CurrentMIDI(MIDIFileByte + 4) 
b CurrentMIDI(MIDIFileByte + 5) 
c = CurrentMIDI(MIDIFileByte + 6) 
d CurrentMIDI(MIDIFileByte + 7) 
TrackLength = a * 2 A 24 + b * 2 A 16 + c * 2 A 8 + d 
ReDim SongEvents(TrackLength * 2 + 100) 
For i = 0 To 31 
NoteRegisters(i) . Volume= 0 
NoteRegisters(i) . IsFree =True 
NoteRegisters(i) . Sustained= False 
Next i 
NoteRegisterindex = 0 
NurnberOfSongEvents = 1 
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CurrentTimeMIDI = 0 
CurrentTimeSamples = 0 
1 120 beats/min 
CurrentTempo = (44100 * 0 . 5) I (C1ockTicksPerQuarterNote) 
1 Make sure all notes are turned off 
For i = 0 To 31 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(1) 
If ((i I 2) = F1oor(i I 2)) Then 
i 
Floor(i I 2) + 32 
SongEvents(NumberOfSongEvents) . Data(2) 0 
Else 
SongEvents(NumberOfSongEvents) . Data(2) 128 
End If 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Timeindex F1oor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) .Type= 0 
NumberOfSongEvents = NumberOfSongEvents + 1 
Next i 
For i = 0 To 15 
Channels(i) . KeyPressure = 127 
Channels(i) . NumNotesPlaying 0 
Channe1s(i) . Pan= 64 
Channels(i) . Pitch= 8192 
Channels(i) . Sustain= False 
Channels(i) . Volume= 127 
If StandardFilesAssociated(O) = True Then 
Channels(i) . Instrument StandardinstrumentAssociations(O) + 175 
Else 
Channels(i) . Instrument 0 
End If 
Next i 
MIDIFileByte = MIDIFileByte + 8 
EndOfTrackindex = TrackLength + MIDIFileByte 
CurrentTrack = CurrentTrack + 1 
ProcessDeltaTime 
End Sub 
Private Sub ProcessNoteOffEvent(FirstByte As Byte , SecondByte As Byte) 
Dim cni As Byte 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim NotesPlaying As Long 
Dim i As Long 
LastStatusEvent = FirstByte 
1 Create SongEvent 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
nri = FindRegindex(LowNibble , SecondByte) 
If (nri >= 100) And (nri <= 131) Then 
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nri = nri - 100 
Elseif nri = 255 Then ' Note is not being played , so ignore event 
GoTo IgnoreNoteOffEvent 
End If 
If Channels(LowNibble) . Sustain True Then 
Else 
NoteRegisters(nri) . Sustained= True 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(l) 
If ((nri I 2) = Floor(nri I 2)) Then 
nri 
Floor(nri I 2) + 32 
SongEvents(NumberOfSongEvents) . Data(2) 0 
Else 
SongEvents(NumberOfSongEvents) . Data(2) 128 
End If 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) .Type= 0 
NumberOfSongEvents = NumberOfSongEvents + 1 
' Update note registers 
NoteRegisters(nri) . IsFree =True 
NoteRegisters(nri) . Sustained= False 
' Update MIDI channel properties 
cni = FindChannelNoteindex(LowNibble , SecondByte) 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
For i = cni To (NotesPlaying - 1) 
Channels(LowNibble) . Notes(i) = Channels(LowNibble) . Notes(i + 1) 
Channels(LowNibble) . NoteRegister(i) = 
Channels(LowNibble) . NoteRegister(i + 1) 
Next i 




Private Sub ProcessNoteOnEvent(FirstByte As Byte , SecondByte As Byte , 
ThirdByte As Byte) 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim cni As Byte 
Dim nri As Byte 
Dim TempRegindex As Byte 
Dim NotesPlaying As Long 
Dim CurrentNote As Double 
Dim Addrinc As Double 
Dim IntegerValue As Byte 
Dim DecimalValue As Double 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
Dim Byte4 As Byte 
If ThirdByte = 0 Then ' Note off event 
ProcessNoteOffEvent FirstByte , SecondByte 
Else ' Note on event 
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LastStatusEvent = FirstByte 
1 Create SongEvent 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
TempRegindex = FindRegindex(LowNibble , SecondByte) 
1 Note is being played and damper pedal is down : overwrite note 
If (TempRegindex >= 100) And (TempRegindex <= 131) Then 
nri = TempRegindex - 100 
NoteRegisters(nri) . Sustained= False 
Else 
nri = FindNextFreeRegindex 
End If 
nri SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(1) 
If ((nri I 2) = Floor(nri I 2)) Then 
Floor(nri I 2) + 16 
SongEvents(NumberOfSongEvents) . Data(2) 
Else 
SecondByte 
SongEvents(NumberOfSongEvents) . Data(2) 128 + SecondByte 
End If 
If LowNibble = 9 Then 
If (SecondByte >= 35) And (SecondByte <= 81) Then 
If StandardFilesAssociated(SecondByte + 93) = True Then 
SongEvents(NumberOfSongEvents) . Data(3) = 
CByte(StandardinstrumentAssociations( 




SongEvents(NumberOfSongEvents) . Data(3) 
End If 
SongEvents(NumberOfSongEvents) . Data(3) 47 
End If 
SongEvents(NumberOfSongEvents) . Data(3) 
Channels(LowNibble) . Instrument 
End If 
SecondByte + 93 
SongEvents(NumberOfSongEvents) . Data(4) = (CLng(ThirdByte) * 
CLng(Channels(LowNibble) . KeyPressure) * 
CLng(Channels(LowNibble) . Volume)) I 16129 
SongEvents(NumberOfSongEvents) . Timeindex = Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 1 
NumberOfSongEvents = NumberOfSongEvents + 1 
nri 
1 Check if the pan or pitch need to be changed 
If Channels(LowNibble) . Pan<> 64 Then 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(1) Floor(nri I 2) + 64 
If ((nri I 2) = Floor(nri I 2)) Then 
Else 
SongEvents(NumberOfSongEvents) . Data(2) 
Channe l s(LowNibble) . Pan 
SongEvents(NumberOfSongEvents) . Data(2) 
Channels(LowNibble) . Pan 
End If 
SongEvents(NumberOfSongEvents) . Data(3) 0 
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128 + 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Tirneindex 
Floor(CurrentTirneSarnples) 
SongEvents(NumberOfSongEvents) . Type= 3 
NurnberOfSongEvents = NumberOfSongEvents + 1 
End If 
If Channels(LowNibble) . Pitch<> 8192 Then 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(l) 
nri 
Floor(nri I 2) + 80 
CurrentNote = SecondByte + ((PITCH_BEND_RANGE * 
(CLng(Channels(LowNibble) . Pitch) - 8192)) I 8192) 
Addrinc = 2 A ((CurrentNote - InstrurnentBaseNotes( 
Channels(LowNibble) . Instrument)) I 12) 
If Addrinc >= 256 Then 





Addrinc - IntegerValue 
' Calculate the second data byte 
Byte2 = 0 
For j = 7 To 4 Step - 1 
If IntegerValue >= 2 A j Then 
Byte2 = Byte2 + 2 A (j - 4) 
IntegerValue = IntegerValue - 2 A j 
End If 
Next j 
If ((nri I 2) <> Floor(nri I 2)) Then 
Byte2 = Byte2 + 128 
End If 
' Calculate the third data byte 
Byte3 = 0 
For j = 3 To 0 Step - 1 
If IntegerValue >= 2 A j Then 
Byte3 = Byte3 + 2 A (j + 4) 
IntegerValue = IntegerValue - 2 A j 
End If 
Next j 
For j = - 1 To - 4 Step -1 
If DecirnalValue >= 2 A j Then 
Byte3 = Byte3 + 2 A (j + 4) 
DecirnalValue = DecirnalValue - 2 A j 
End If 
Next j 
' Calculate the last data byte 
Byte4 = 0 
For j = - 5 To -12 Step - 1 
If DecirnalValue >= 2 A j Then 
Byte4 = Byte4 + 2 A (j + 12) 





SongEvents(NumberOfSongEvents) . Data(2) 
SongEvents(NumberOfSongEvents) . Data(3) 
SongEvents(NumberOfSongEvents) . Data(4) 
SongEvents(NumberOfSongEvents) . Timeindex 
Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 4 
NumberOfSongEvents = NumberOfSongEvents 
If 
1 Update note registers 
NoteRegisters(nri) . IsFree = False 
NoteRegisters(nri) . Note= SecondByte 
NoteRegisters(nri) . Volume= ThirdByte 





If (TempRegindex < 100) Or (TempRegindex > 131) Then 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
Channels(LowNibble) . Notes(NotesPlaying) = SecondByte 
Channels(LowNibble) . NoteRegister(NotesPlaying) = nri 




Private Sub ProcessPolyphonicKeyPressureEvent(FirstByte As Byte , 
SecondByte As Byte , ThirdByte As Byte) 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
LastStatusEvent = FirstByte 
1 Create SongEvent 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
nri = FindRegindex(LowNibble , SecondByte) 
If nri = 255 Then 1 Note is not being played , so ignore event 
GoTo IgnoreKeyPressureEvent 
End If 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(1) 
If ((nri I 2) = Floor(nri I 2)) Then 
nri 
Floor(nri I 2) + 48 
Else 
SongEvents(NumberOfSongEvents) . Data(2) = (CLng(ThirdByte) * 
CLng(Channels(LowNibble) . KeyPressure) * 
CLng(Channels(LowNibble) . Volume)) I 16129 
SongEvents(NumberOfSongEvents) . Data(2) = 128 + 
((CLng(ThirdByte) * 
CLng(Channels(LowNibble) . KeyPressure) * 
CLng(Channels( LowNibble) . Volume)) I 16129) 
End If 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 2 
NumberOfSongEvents = NumberOfSongEvents + 1 
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1 Update note registers 




Private Sub ProcessControllerChangeEvent(FirstByte As Byte , 
SecondByte As Byte , ThirdByte As Byte) 
Select Case SecondByte 
Case &H7 1 Channel volume 
ProcessChannelVolumeChangeEvent FirstByte , SecondByte , ThirdByte 
Case &HA 1 Pan 
ProcessPanChangeEvent FirstByte , SecondByte , ThirdByte 
Case &H40 1 Damper pedal/sustain 
ProcessDamperPedalChangeEvent FirstByte , SecondByte , ThirdByte 
Case Else 1 No other controller changes are used 
End Select 
LastStatusEvent = FirstByte 
MIDI FileByte = MIDIFi l eByte + 3 
ProcessDeltaTime 
End Sub 
Private Sub ProcessChannelVolumeChangeEvent(FirstByte As Byte , 
SecondByte As Byte , ThirdByte As Byte) 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim NotesPlaying As Long 
Dim i As Long 
Dim Temp As Long 
LastStatusEvent = FirstByte 
1 Create SongEvents 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
For i = 0 To (NotesPlaying - l) 
nri = Channels(LowNibble) . NoteRegister(i) 
SongEvents(NumberOfSongEvents) . Channel nri 
SongEvents(NumberOfSongEvents) . Data(1) = Floor(nri I 2) + 48 
If ((nri I 2) = Floor(nr i I 2)) Then 
Else 
SongEvents(NumberOfSongEvents) . Data(2) = _ 
(CLng(NoteRegisters(nri) . Vo lume) * 
CLng(Channels(LowNibble) . KeyPressure) * 
CLng(ThirdByte)) I 16129 
Temp 128 + ( (CLng(NoteRegisters(nri) . Volume) * 
CLng(Channels(LowNibble) . KeyPressure) * 
CLng(ThirdByte)) I 16129~ 
If Temp > 255 Then 
SongEvents(NumberOfSongEvents) . Data(2) 255 
Else 




SongEvents(NumberOfSongEvents) . Data(3) 0 
SongEvents(NumberOfSongEvents) . Data(4) 0 
SongEvents(NumberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 2 
NumberOfSongEvents = NumberOfSongEvents + 1 
Next i 
1 Update MIDI channel properties 
Channels(LowNibble) .Volume= ThirdByte 
End Sub 
Private Sub ProcessPanChangeEvent(FirstByte As Byte , SecondByte As Byte , 
ThirdByte As Byte) 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim NotesPlaying As Long 
Dim i As Long 
LastStatusEvent = FirstByte 
1 Create SongEvents 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibb1e) 
NotesP1aying = Channels(LowNibble) .NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
nri = Channels(LowNibble) . NoteRegister(i) 
SongEvents(NumberOfSongEvents) . Channel nri 
SongEvents(NumberOfSongEvents) . Data(1) = Floor(nri I 2) + 64 
If ((nri I 2) = Floor(nri I 2)) Then 
SongEvents(NumberOfSongEvents) . Data(2) ThirdByte 
Else 
SongEvents(NumberOfSongEvents) . Data(2) 128 + ThirdByte 
End If 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 3 
NumberOfSongEvents = NumberOfSongEvents + 1 
Next i 
1 Update MIDI channel properties 
Channels(LowNibble) . Pan= ThirdByte 
End Sub 
Brivate Sub ProcessDamperPedalChangeEvent(FirstByte As Byte , 
SecondByte As Byte , ThirdByte As Byte) 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim NoteReg As Byte 
Dim NotesP1aying As Long 
Dim i As Long 
Dim j As Long 
LastStatusEvent FirstByte 
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1 Update MIDI channel properties 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
If ThirdByte <= 63 Then 
Channels(LowNibble) . Sustain= False 
j = 0 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
NoteReg = Channels(LowNibble) . NoteRegister(j) 
If NoteRegisters(NoteReg) . Sustain~d =True Then 
ProcessNoteOffEvent (128 + LowNibble) , 
NoteRegisters(NoteReg) . Note 
Else 
Else 
j j + 1 
End If 
Next i 




Private Sub ProcessinstrumentChangeEvent(FirstByte As Byte , 
SecondByte As Byte) 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
LastStatusEvent = FirstByte 
1 Update MIDI channel properties 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
If StandardFilesAssociated(SecondByte) = True Then 
Channels(LowNibble) . Instrument= 
StandardinstrumentAssociations(SecondByte) + 175 
Else 
Channels(LowNibble) . Instrument= SecondByte 
End If 
End Sub 
Private Sub ProcessChanne1KeyPressureEvent(FirstByte As Byte , 
SecondByte As Byte) 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim NotesPlaying As Long 
Dim i As Long 
LastStatusEvent = FirstByte 
1 Create SongEvents 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
nri = Channels(LowNibble) . NoteRegister(i) 
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SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(l) 
If ((nri I 2) = Floor(nri I 2)) Then 
nri 
Floor(nri I 2) + 48 
SongEvents(NumberOfSongEvents) . Data(2) = _ 
(CLng(NoteRegisters(nri) . Volume) * CLng(SecondByte) * 
CLng(Channels(LowNibble) . Volume)) I 16129 
Else 
SongEvents(NumberOfSongEvents) . Data(2) = 128 + 
((CLng(NoteRegisters(nri) . Volume) * 
CLng(SecondByte) * 
CLng(Channels(LowNibble) . Volume)) I 16129) 
End If 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
SongEvents(NumberOfSongEvents) . Data(4) = 0 
SongEvents(NumberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 2 
NumberOfSongEvents = NumberOfSongEvents + 1 
Next i 
1 Update MIDI channel properties 
Channels(LowNibble) . KeyPressure SecondByte 
End Sub 
Private Sub ProcessPitchBendEvent(FirstByte As Byte , SecondByte As Byte , 
ThirdByte As Byte) 
Dim nri As Byte 
Dim HighNibble As Byte 
Dim LowNibble As Byte 
Dim i As Long 
Dim j As Long 
Dim NewPitch As Long 
Dim CurrentNote As Double 
Dim Addrinc As Double 
Dim IntegerValue As Byte 
Dim DecimalValue As Double 
Dim NotesPlaying As Long 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
Dim Byte4 As Byte 
LastStatusEvent = FirstByte 
1 Create SongEvents 
HighNibble = Floor(FirstByte I 16) 
LowNibble = FirstByte - (16 * HighNibble) 
NewPitch = CLng(ThirdByte) * 128 + CLng(SecondByte) 
NotesPlaying = Channels(LowNibble) . NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
nri = Channels(LowNibble) . NoteRegister(i) 
SongEvents(NumberOfSongEvents) . Channel nri 
SongEvents(NumberOfSongEvents) . Data(1) = Floor(nri I 2) + 80 
CurrentNote = Channels(LowNibble) .Notes(i) + ((PITCH_BEND RANGE* 
(NewPitch - 8192)) I 8192) 
Addrinc = 2 A ((CurrentNote -
InstrumentBaseNotes(Channels(LowNibble) . Instrument)) I 12) 
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If Addrinc >= 256 Then 





Addrinc - IntegerValue 
1 Calculate the second data byte 
Byte2 = 0 
For j = 7 To 4 Step - 1 
If IntegerValue >= 2 A j Then 
Byte2 = Byte2 + 2 A (j - 4) 
IntegerValue = IntegerValue - 2 A j 
End If 
Next j 
If ((nri I 2) <> Floor(nri I 2)) Then 
Byte2 = Byte2 + 128 
End If 
1 Calculate the third data byte 
Byte3 = 0 
For j = 3 To 0 Step - 1 
If IntegerValue >= 2 A j Then 
Byte3 = Byte3 + 2 A (j + 4) 
IntegerValue = IntegerValue - 2 A j 
End If 
Next j 
For j = - 1 To - 4 Step - 1 
If DecimalValue >= 2 A j Then 
Byte3 = Byte3 + 2 A (j + 4) 
DecimalValue = DecimalValue - 2 A j 
End If 
Next j 
1 Calculate the last data byte 
Byte4 = 0 
For j = - 5 To - 12 Step - 1 
If DecimalValue >= 2 A j Then 
Byte4 = Byte4 + 2 A (j + 12) 
DecimalValue = DecimalValue - 2 A j 
End If 
Next j 
SongEvents(NumberOfSongEvents) . Data(2) 
SongEvents(NumberOfSongEvents) . Data(3) 
SongEvents(NumberOfSongEvents) . Data(4) 
SongEvents(NumberOfSongEvents) . Timeindex 
SongEvents(NumberOfSongEvents) . Type= 4 






1 Update MIDI channel properties 
Channels(LowNibble) . Pitch= NewPitch 
End Sub 
Private Sub ProcessMetaEvent(FirstByte As Byte , SecondByte As Byte , 
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ThirdByte As Byte) 
' System- exclusive event (ignored) 
If (FirstByte = &HFO) Or (FirstByte = &HF7) Then 
VLength = GetVariableLength(MIDIFileByte + l) 
MIDIFileByte = MIDIFileByte + l + VLength . Length + VLength . Value 
LastStatusEvent = FirstByte 
Else 
Select Case SecondByte 
Case &H2F ' End of track 
If CurrentTrack >= NumberOfTracks Then 
ProcessEndOfSongEvent 
EndOfFile = True 
End If 
InDataTrack = False 
Case &H5l ' Tempo 
ProcessTempoChangeEvent CurrentMIDI(MIDIFileByte + 3) , 
CurrentMIDI(MIDIFileByte + 4) , 
CurrentMIDI(MIDIFileByte + 5) 
Case Else ' All other events are unused 
End Select 
VLength = GetVariableLength(MIDIFileByte + 2) 
MIDIFileByte = MIDIFileByte + 2 + VLength . Length + VLength . Value 
LastStatusEvent = &HFF 
End If 




Private Sub ProcessTempoChangeEvent(FourthByte As Byte , 
FifthByte As Byte , SixthByte As Byte) 
Dim Temp As Long 
Temp= (CLng(FourthByte) * 65536) + (CLng(FifthByte) * 256) + 
CLng(SixthByte) 
CurrentTempo = (44100 * CDbl(Temp)) I (1000000 * 
CDbl(ClockTicksPerQuarterNote)) 
End Sub 
Private Sub ProcessEndOfSongEvent() 
Dim Byte3 As Byte 
Dim Byte4 As Byte 
Dim SongNumTemp As Long 
Dim i As Long 
' Wait for a second 
SongEvents(NumberOfSongEvents) . Channel 32 
SongEvents(NumberOfSongEvents) . Data(1) 96 
SongEvents(NumberOfSongEvents) . Data(2) 0 
SongEvents(NumberOfSongEvents) . Data(3) 172 
SongEvents(NumberOfSongEvents) . Data(4) 68 
SongEvents(NumberOfSongEvents) . Timeindex = Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 5 
NumberOfSongEvents NumberOfSongEvents + 1 
CurrentTimeSamples = CurrentTimeSamples + 44100 
337 
1 Make sure all notes are turned off 
For i = 0 To 31 
SongEvents(NurnberOfSongEvents) . Channel 
SongEvents(NurnberOfSongEvents) . Data(1) 
I f ((i I 2) = Floor(i I 2)) Then 
i 
Floor(i I 2) + 32 
SongEvents(NurnberOfSongEvents) . Data(2) 0 
Else 
SongEvents(NurnberOfSongEvents) . Data(2) 128 
End If 
SongEvents(NurnberOfSongEvents) . Data(3) = 0 
SongEvents(NurnberOfSongEvents) . Data(4) = 0 
SongEvents(NurnberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NurnberOfSongEvents) . Type= 0 
NurnberOfSongEvents = NurnberOfSongEvents + 1 
Next i 
1 Wait for a second 
SongEvents(NurnberOfSongEvents) . Channel 32 
SongEvents(NurnberOfSongEvents) . Data(1) 96 
SongEvents(NurnberOfSongEvents) . Data(2) 0 
SongEvents(NurnberOfSongEvents) . Data(3) 172 
SongEvents(NurnberOfSongEvents) . Data(4) 68 
SongEvents(NurnberOfSongEvents) . Timeindex = Floor(CurrentTimeSamples) 
SongEvents(NurnberOfSongEvents) . Type= 5 
NurnberOfSongEvents NurnberOfSongEvents + 1 
CurrentTimeSamples = CurrentTimeSamples + 44 1 00 
1 Add a quick delta time event to eliminate the delay experienced 
when a Rew command stops as the beginning of a song 
SongEvents(NurnberOfSongEvents) . Channel 32 
SongEvents(NurnberOfSongEvents) . Data(1) 96 
SongEvents(NurnberOfSongEvents) . Data(2) 0 
SongEvents(NurnberOfSongEvents) . Data(3) 0 
SongEvents(NurnberOfSongEvents) . Data(4) 1 
SongEvents(NurnberOfSongEvents) . Timeindex Floor(CurrentTimeSamples) 
SongEvents(NurnberOfSongEvents) . Type= 5 
NurnberOfSongEvents NurnberOfSongEvents + 1 
CurrentTimeSamples = CurrentTimeSamples + 1 
1 End of song event 
SongNumTemp CLng(CurrentMIDIFileNurnber) + 1 
Byte3 = 0 
Byte4 = 0 
If SongNumTemp >= 512 Then 
Byte3 = 2 
SongNumTemp = SongNumTemp - 512 
End If 
If SongNumTemp >= 256 Then 
Byte3 = Byte3 + 1 
SongNumTemp = SongNumTemp - 256 
End If 
Byte4 = CByte(SongNumTemp) 
SongEvents(NurnberOfSongEvents) . Channel 33 
SongEvents(NurnberOfSongEvents) . Data(1) 112 








SongEvents(NumberOfSongEvents) . Data(3) = Byte3 
SongEvents(NumberOfSongEvents) . Data(4) = Byte4 
SongEvents(NumberOfSongEvents) .Timeindex = Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) . Type= 6 
NumberOfSongEvents = NumberOfSongEvents + 1 
End Sub 
Private Sub ProcessRunningStatusEvent(FirstByte As Byte , 
SecondByte As Byte , ThirdByte As Byte) 
Dim HighNibble As Byte 
HighNibble = Floor(FirstByte I 16) 
MIDIFileByte = MIDIFileByte - 1 
Select Case HighNibble 
Case &HS ' Note off 
ProcessNoteOffEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &H9 ' Note on 
ProcessNoteOnEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HA ' Polyphonic key pressure (single note aftertouch) 
ProcessPolyphonicKeyPressureEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HB ' Controller change 
ProcessControllerChangeEvent FirstByte , SecondByte , ThirdByte 
Case &HC ' Program/instrument change 
ProcessinstrumentChangeEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
Case &HD ' Channel key pressure (entire channel aftertouch) 
ProcessChannelKeyPressureEvent FirstByte , SecondByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
Case &HE ' Pitch bend 
ProcessPitchBendEvent FirstByte , SecondByte , ThirdByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
Case &HF ' Meta Event 
ProcessMetaEvent FirstByte , SecondByte , ThirdByte 
Case Else 
MsgBox ( '' Error : Invalid running status event in MIDI file " & 





Private Sub ProcessDeltaTime() 
Dim TimeChange As Double 
Dim NumSamples As Long 
Dim MarkerNumTemp As Long 
Dim SongNumTemp As Long 
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Dim Bytel As Byte 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
Dim Byte4 As Byte 
If (EndOfTrackindex <> MIDIFileByte) Then 
VLength = GetVariableLength(MIDIFileByte) 
MIDIFileByte = MIDIFileByte + VLength . Length 
CurrentTimeMIDI = CurrentTimeMIDI + VLength . Value 
If VLength . Value > 0 Then 
1 Create delta time SongEvent 
TimeChange = VLength . Value * CurrentTempo 
NumSamples = Floor((TimeChange + CurrentTimeSamples) -
Floor(CurrentTimeSamples)) - 1 
TimeUntilMarker = TimeUntilMarker - NumSamples 
SongEvents(NumberOfSongEvents) . Channel= 32 
If NumSamples >= 16777216 Then 
Else 
SongEvents(NumberOfSongEvents) .Data(l) = 96 + 
Floor(NumSamples I 16777216) 
NumSamples = NumSamples - (16777216 * Floor(NumSamples I 
16777216)) 
SongEvents(NumberOfSongEvents) . Data(l) 96 
End If 
If NumSamples >= 65536 Then 
SongEvents(NumberOfSongEvents) .Data(2) 
Floor(NumSamples I 65536) 
NumSamples = NumSamples - (65536 * 
Floor(NumSamples I 65536)) 
Else 
SongEvents(NumberOfSongEvents) .Data(2) 0 
End If 
If NumSamples >= 256 Then 
SongEvents(NumberOfSongEvents) . Data(3) 
Floor(NumSamples I 256) 
NumSamples = NumSamples - (256 * Floor(NumSamples I 256)) 
Else 
SongEvents(NumberOfSongEvents) . Data(3) = 0 
End If 
SongEvents(NumberOfSongEvents) .Data(4) = CByte(NumSamples) 
SongEvents(NumberOfSongEvents) . Timeindex 
Floor(CurrentTimeSamples) 
SongEvents(NumberOfSongEvents) .Type= 5 
NumberOfSongEvents NumberOfSongEvents + 1 
CurrentTimeSamples = CurrentTimeSamples + TimeChange 
If TimeUntilMarker <= 0 Then 
1 Create time marker SongEvent 
MarkerNumTemp = TimeMarkerNumber 
Bytel = 0 
Byte2 = 0 
If MarkerNumTemp >= 512 Then 
Bytel = 2 
MarkerNumTemp = MarkerNumTemp - 512 
End If 
If MarkerNumTemp >= 256 Then 
Bytel = Bytel + 1 
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MarkerNumTemp = MarkerNumTemp - 256 
End If 
Byte2 = CByte(MarkerNumTemp) 
SongNumTemp = CLng(CurrentMIDIFileNumber) 
Byte3 = 0 
Byte4 = 0 
If SongNumTemp >= 512 Then 
Byte3 = 2 
SongNumTemp = SongNumTemp 
End If 
If SongNumTemp >= 256 Then 
Byte3 = Byte3 + 1 
SongNumTemp = SongNumTemp 
End If 
Byte4 = CByte(SongNumTemp) 
- 512 
- 256 
SongEvents(NumberOfSongEvents) . Channel 
SongEvents(NumberOfSongEvents) . Data(1) 
SongEvents(NumberOfSongEvents) . Data(2) 
SongEvents(NumberOfSongEvents) . Data(3) 
SongEvents(NumberOfSongEvents) . Data(4) 







SongEvents(NumberOfSongEvents) . Type= 7 
NumberOfSongEvents = NumberOfSongEvents 
TimeUntilMarker = 441000 
TimeMarkerNumber = TimeMarkerNumber + 1 
If Ti meMarkerNumber = 1024 Then 
+ 1 







Private Function GetVariableLength(Startingindex As Long) As Variab l eLength 
Dim Length As Long 
Dim Bytes(1 To 4) As Byte 
Length = 1 
Bytes(1) = CurrentMIDI(Startingindex) 
If Bytes(1) >= &H80 Then 
Bytes(1) Bytes(1) - 128 
Bytes(2) = CurrentMIDI(Start i ngindex + 1) 
Length = 2 
If Bytes(2) >= 
Bytes(2) 
Bytes(3) = 
Length = 3 
&H80 Then 
Bytes(2) - 128 
CurrentMIDI(S t artingindex + 2) 









Bytes(3) - 128 
CurrentMIDI(Startingindex + 3) 
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Select Case Length 
Case 1 
GetVariableLength . Value Bytes(1) 
Case 2 
GetVariableLength . Value Bytes(1) * 2 A 7 + Bytes(2) 
Case 3 
GetVariableLength . Value Bytes(1) * 2 A 14 + Bytes(2) * 
2 A 7 + Bytes ( 3 ) 
Case 4 
GetVariableLength . Value = Bytes(1) * 2 A 21 + Bytes(2) * 
2 A 14 + Bytes(3) * 2 A 7 + Bytes(4) 
End Select 
GetVariableLength . Length 
End Function 
Length 
Private Function FindRegindex(Channel As Byte , Note As Byte) As Byte 
Dim i As Long 
Dim NotesPlaying As Long 
FindRegindex = 255 
NotesPlaying = Channels(Channel) . NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
If Channels(Channel) . Notes(i) =Note Then 
FindRegindex = Channels(Channel) . NoteRegister(i) 
End If 
Next i 
If Channels(Channel) . Sustain= True Then 
If FindRegindex <> 255 Then 




Private Function FindChannelNoteindex(Channel As Byte , Note As Byte) As Byte 
Dim i As Byte 
Dim NotesPlaying As Long 
FindChannelNoteindex = 0 
NotesPlaying = Channels(Channel) . NumNotesPlaying 
For i = 0 To (NotesPlaying - 1) 
If Channels(Channel) . Notes(i) =Note Then 




Private Function FindNextFreeRegindex() As Byte 
Dim i As Long 
For i = (NoteRegisterindex + 1) To 31 
If NoteRegisters(i) . IsFree True Then 
FindNextFreeRegindex = i 





For i = 0 To NoteRegisterindex 
If NoteRegisters(i) . IsFree True Then 
FindNextFreeRegindex = i 





FindNextFreeRegindex = 0 
FreeRegindexFound : 
End Function 
Private Sub WriteMIDIToUploadFile() 
Dim FirstDeltaTimeLoc As Long 
Dim NextDeltaTimeLoc As Long 
Dim EndOfSong As Boolean 
Dim DeltaTimeFound As Boolean 
Dim i As Long 
Dim FirstDeltaTime As Boolean 
Dim NothingPlayingYet As Boolean 
FirstDeltaTimeLoc = 0 
NextDeltaTimeLoc = 0 
EndOfSong = False 
FirstDeltaTime = True 
NothingPlayingYet = True 
' Write song data 
Do While Not EndOfSong 
True 
' Find next delta time 
FirstDeltaTimeLoc = NextDeltaTimeLoc 
i = FirstDeltaTimeLoc + 1 
DeltaTimeFound = False 
Do While Not DeltaTimeFound 
Loop 
If SongEvents(i) . Type>= 5 Then 
DeltaTimeFound = True 
NextDeltaTimeLoc = i 
If SongEvents(i) . Type 
EndOfSong = True 
End If 
End If 
i i + 1 
6 Then 
If (NextDeltaTimeLoc - FirstDeltaTimeLoc) > 1 Then 
' Write all note off events between delta times 
For i = (FirstDeltaTimeLoc + 1) To (NextDeltaTimeLoc - 1) 
If SongEvents(i) .Type= 0 Then 
BlockData(BlockPosition) = SongEvents(i) . Data(1) 
BlockData(BlockPosition + 1) SongEvents(i) . Data(2) 
BlockData(BlockPosition + 2) SongEvents(i) . Data(3) 
BlockData(BlockPosition + 3) SongEvents(i) . Data(4) 
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BlockPosition = BlockPosition + 4 





' Write all note on events between delta times 
For i = (FirstDeltaTimeLoc + 1) To (NextDeltaTimeLoc - 1) 
If SongEvents(i) .Type= 1 Then 
NothingPlayingYet = False 
BlockData(BlockPosition) = SongEvents(i) . Data(l) 
BlockData(BlockPosition + 1) SongEvents(i) . Data(2) 
BlockData(BlockPosition + 2) = SongEvents(i) . Data(3) 
BlockData(BlockPosition + 3) = SongEvents(i) . Data(4) 
BlockPosition = BlockPosition + 4 





' Write all key pressure , pan , and pitch bend events 
' between delta times 
For i = (FirstDeltaTimeLoc + 1) To (NextDeltaTimeLoc - 1) 
If ( (SongEvents(i) . Type= 2) Or 
(SongEvents(i) . Type= 3) Or 
(SongEvents(i) . Type= 4)) Then 
BlockData(BlockPosition) = SongEvents(i) . Data(l) 
BlockData(BlockPosition + 1) SongEvents(i) . Data(2) 
BlockData(BlockPosition + 2) = SongEvents(i) . Data(3) 
BlockData(BlockPosition + 3) = SongEvents(i) . Data(4) 
BlockPosition = BlockPosition + 4 






' Write delta time or end of song 
If (FirstDeltaTime = True) And (NothingPlayingYet 
BlockData(BlockPosition) = 96 
BlockData(BlockPosition + 1) 0 
BlockData(BlockPosition + 2) = 0 
BlockData(BlockPosition + 3) = 0 
BlockPosition = BlockPosition + 4 
If BlockPosition >= BLOCK SIZE Then 
WriteBlock 
End If 
FirstDeltaTime = False 
Else 
True) Then 
BlockData(BlockPosition) = SongEvents(NextDeltaTimeLoc) . Data(l) 
BlockData(BlockPosition + 1) = 
SongEvents(NextDeltaTimeLoc) . Data(2) 
BlockData(BlockPosition + 2) = 
SongEvents(NextDeltaTimeLoc) . Data(3) 
344 
BlockData(BlockPosition + 3) = 
SongEvents(NextDeltaTimeLoc) . Data(4) 
BlockPosition = BlockPosition + 4 






Private Sub WriteBlock() 
Put 3 , ((SongBlockNum - FIRST_SONG_FILE BLOCK) * BLOCK_SIZE) + 1 + 
2 , BlockData 
SongBlockNum = SongBlockNum + 1 
BlockPosition = 1 
End Sub 
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Attribute VB_Name = " MIDI_Type1_To_Type0 " 
Private NumberOfTracks As Long 
Private MIDIFileByte As Long 
Private CurrentTrack As Long 
Private EndOfTrackindex As Long 
Private EndOfFile As Boolean 
Private InDataTrack As Boolean 
Private VLength As VariableLength 
Private LastStatusEvent As Byte 
Private MIDIEventNumber As Long 
Private CurrentTime As Long ' in MIDI clock ticks 
Private Type VariableLength 
Value As Long 
Length As Long 
End Type 
Private Type MIDIEvent 
Timeindex As Long 
Length As Byte 
Data(1 To 6) As Byte 
End Type 
Private Type MIDIEventArray 
Eventindex() As MIDIEvent 
NumberOfEvents As Long 
End Type 
Private MIDIEventTrack(1 To 64) As MIDIEventArray 
Public Sub ConvertType1ToTypeO(Tracks As Long) 
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Dim i As Integer 
Dim a() As MIDIEvent 
NumberOfTracks = Tracks 
MIDIFileByte = 14 
EndOfFile = False 
InDataTrack = False 
CurrentTrack = 0 
LastStatusEvent 0 
EndOfTrackindex = 1000000 




' Clear event array 
For i = 1 To 64 
MIDIEventTrack(i) . Eventindex = a 
MIDIEventTrack(i) . NumberOfEvents 0 
Next i 
End Sub 
Private Sub ProcessMIDIEvent() 
Dim NextByte As Byte 
Dim HighNibble As Byte 
NextByte = CurrentMIDI(MIDIFileByte) 
If NextByte = &H4D Then 
If Not InDataTrack Then 
ProcessDataTrackEvent 




HighNibble = Floor(NextByte I 16) 
Select Case HighNibble 
Case &H8 ' Note off 
ProcessNoteOffEvent NextByte 
Case &H9 ' Note on 
ProcessNoteOnEvent NextByte 
Case &HA ' Polyphonic key pressure (single note aftertouch) 
ProcessPolyphonicKeyPressureEvent NextByte 
Case &HB ' Controller change 
ProcessControllerChangeEvent NextByte 
Case &HC ' Program/instrument change 
ProcessinstrumentChangeEvent NextByte 
Case &HD ' Channel key pressure (entire channel aftertouch) 
ProcessChannelKeyPressureEvent NextByte 
Case &HE ' Pitch bend 
ProcessPitchBendEvent NextByte 
Case &HF ' Meta Event 
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ProcessMetaEvent 





Private Sub ProcessDataTrackEvent() 
Dim a , b , c , d As Byte 
Dim TrackLength As Long 
a = CurrentMIDI(MIDIFileByte + 4) 
b CurrentMIDI(MIDIFileByte + 5) 
c CurrentMIDI(MIDIFileByte + 6) 
d CurrentMIDI(MIDIFileByte + 7) 
TrackLength = a * 2 A 24 + b * 2 A 16 + c * 2 A 8 + d 
MIDIFileByte = MIDIFileByte + 8 
EndOfTrackindex = TrackLength + MIDIFileByte 
CurrentTrack = CurrentTrack + 1 
ReDim MIDIEventTrack(CurrentTrack) . Eventindex((TrackLength I 3) + 100) 
MIDIEventTrack(CurrentTrack) . NumberOfEvents = 0 
MIDIEventNumber = 1 
CurrentTime = 0 
ProcessDeltaTime 
End Sub 
Private Sub ProcessNoteOffEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timelndex 
Current Time 
LastStatusEvent = FirstByte 
MIDIFileByte = MIDIFi l eByte + 3 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessNoteOnEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
CurrentTime 
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LastStatusEvent = FirstByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
MIDIEventNurnber = MIDIEventNurnber + 1 
End Sub 
Private Sub ProcessPolyphonicKeyPressureEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data(l) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data{2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Timeindex 
Current Time 
LastStatusEvent = FirstByte 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
MIDIEventNurnber = MIDIEventNurnber + 1 
End Sub 
Private Sub ProcessControllerChangeEvent(FirstByte As Byte) 
Dim Temp As Byte 
Temp = CurrentMIDI(MIDIFileByte + 1) 
Select Case Temp 
Case &H7 1 Channel volume 
ProcessChannelVolumeChangeEvent FirstByte 
Case &HA 1 Pan 
ProcessPanChangeEvent FirstByte 
Case &H40 1 Damper pedal/sustain 
ProcessDamperPedalChangeEvent FirstByte 
Case Else 1 No other controller changes are used 






Private Sub ProcessChannelVolumeChangeEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data(2) 
CurrentMIDI(MIDI FileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNurnber ) . Timeindex 
CurrentTime 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
MIDIEventNurnber = MIDIEventNumber + 1 
End Sub 
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Private Sub ProcessPanChangeEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
Current Time 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessDamperPedalChangeEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
CurrentTime 
MIDIFileByte = MIDIFileByte + 3 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessinstrumentChangeEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 2 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
Current Time 
LastStatusEvent = FirstByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessChannelKeyPressureEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 2 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
CurrentTime 
LastStatusEvent = FirstByte 
MIDIFileByte = MIDIFileByte + 2 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
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Private Sub ProcessPitchBendEvent(FirstByte As Byte) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
FirstByte 
MIDIEventTrack(CurrentTrack) .Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFi1eByte + 2) 
MIDIEventTrack(CurrentTrack) .Eventindex(MIDIEventNumber) . Length = 3 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
Current Time 
LastStatusEvent = FirstByte 
MIDIFi1eByte = MIDIFileByte + 3 
ProcessDe1taTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessMetaEvent() 
Dim Temp As Byte 
Dim TempPrev As Byte 
TempPrev = CurrentMIDI(MIDIFileByte) 
Temp= CurrentMIDI(MIDIFileByte + 1) 
1 System-exclusive event (ignored) 
If (TempPrev = &HFO) Or (TempPrev = &HF7) Then 
VLength = GetVariableLength(MIDIFileByte + 1) 
Else 
MIDIFileByte = MIDIFileByte + 1 + VLength . Length + VLength.Value 
LastStatusEvent = TempPrev 
If EndOfFile = False Then 
ProcessDeltaTime 
End If 
Select Case Temp 
Case &H2F 1 End of track 
MIDIEventTrack(CurrentTrack) . NumberOfEvents 
MIDIEventNumber - 1 
If CurrentTrack >= NumberOfTracks Then 
EndOfFile = True 
End If 
InDataTrack = False 
VLength = GetVariableLength(MIDIFileByte + 2) 
MIDIFileByte = MIDIFileByte + 2 + VLength.Length + 
VLength . Value 
LastStatusEvent = &HFF 
If EndOfFile = False Then 
ProcessDeltaTime 
End If 
MIDIEventTrack(CurrentTrack) . Eventindex( 
MIDIEventNumber) .Timeindex = 2100000000 
Case &H51 1 Tempo 
ProcessTempoChangeEvent 
Case Else 1 All other events are unused 
VLength = GetVariableLength(MIDIFileByte + 2) 
MIDIFileByte = MIDIFileByte + 2 + VLength . Length + 
VLength . Value 
LastStatusEvent = &HFF 
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Private Sub ProcessTempoChangeEvent() 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(1) 
CByte(&HFF) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(2) 
CurrentMIDI(MIDIFileByte + 1) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(3) 
CurrentMIDI(MIDIFileByte + 2) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(4) 
CurrentMIDI(MIDIFileByte + 3) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Data(S) 
CurrentMIDI(MIDIFileByte + 4) 
MIDIEventTrack(CurrentTrack) .Eventindex(MIDIEventNumber) . Data(6) 
CurrentMIDI(MIDIFileByte + 5) 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Length = 6 
MIDIEventTrack(CurrentTrack) . Eventindex(MIDIEventNumber) . Timeindex 
CurrentTime 
LastStatusEvent = &HFF 
MIDIFileByte = MIDIFileByte + 6 
ProcessDeltaTime 
MIDIEventNumber = MIDIEventNumber + 1 
End Sub 
Private Sub ProcessRunningStatusEvent() 
Dim HighNibble As Byte 
HighNibble = Floor(LastStatusEvent I 16) 
MIDIFileByte = MIDIFileByte - 1 
Select Case HighNibble 
Case &H8 ' Note off 
ProcessNoteOffEvent LastStatusEvent 
Case &H9 ' Note on 
ProcessNoteOnEvent LastStatusEvent 
Case &HA ' Po l yphonic key pressure (single note aftertouch) 
ProcessPolyphonicKeyPressureEvent LastStatusEvent 
Case &HB ' Controller change 
ProcessControllerChangeEvent LastStatusEvent 
Case &HC ' Program/instrument change 
ProcessinstrumentChangeEvent LastStatusEvent 
Case &HD ' Channel key pressure (entire channel aftertouch) 
ProcessChannelKeyPressureEvent LastStatusEvent 
Case &HE ' Pitch bend 
ProcessPitchBendEvent LastStatusEven t 
Case &HF ' Meta Event 
ProcessMetaEvent 
Case Else 
MsgBox ( "Error : Invalid running status event in MIDI file '' & 




Private Sub ProcessDeltaTime() 
If (EndOfTrackindex <> MIDIFileByte) Then 
VLength = GetVariableLength(MIDIFileByte) 
MIDIFileByte = MIDIFileByte + VLength . Length 
Curren tTime = CurrentTime + VLength . Value 
End If 
End Sub 
Private Function GetVariableLength(Startingindex As Long) As VariableLength 
Dim Length As Long 
Dim Bytes(1 To 4) As Byte 
Length = 1 
Bytes(1) = CurrentMIDI(Startingindex) 
If Bytes(1) >= &H80 Then 
Bytes(2) = CurrentMIDI(Startingindex + 1) 
Length = 2 
If Bytes(2) >= &H80 Then 
Bytes(3) = CurrentMIDI(Startingindex + 2) 
Length = 3 
If Bytes(3) >= &H80 Then 
Bytes(4) CurrentMIDI(Startingindex + 3) 




Select Case Length 
Case 1 
GetVariableLength . Value 
Case 2 
GetVariableLength . Value 
Case 3 
Bytes(1) 
(Bytes ( 1) 128) * 2 A 7 + Bytes(2) 
GetVariableLength . Value (Bytes (1) 128) * 2 A 14 + 
(Bytes(2) - 128) * 2 A 7 + Bytes(3) 
Case 4 
GetVariableLength . Value = (Bytes(1) - 128) * 2 A 21 + 
(Bytes(2) - 128) * 2 A 14 + (Bytes(3) - 128) * 
2 A 7 + Bytes(4) 
End Select 
GetVariableLength . Length 
End Function 
Length 
Private Sub SortAndWriteMIDIEvents() 
Dim MIDIMessage As Long 
Dim i As Long 
Dim TotalEvents As Long 
Dim TrackEventindices(1 To 64) As Long 
Dim TempByte As Byte 
Dim WriteBuffer() As Byte 
Dim FinalBuffer() As Byte 
Tota1Events = 0 
For i = 1 To NumberOfTracks 
TotalEvents = TotalEvents + MIDIEventTrack(i) . NumberOfEvents 
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Next i 
ReDim WriteBuffer(TotalEvents * 8) 
' Write header 
WriteBuffer(1) 
WriteBuffer (2) 






































CurrentTime = 0 
MIDIFileByte = 23 
Dim MinTime As Long 
Dim Track As Long 
Dim TempTimeindex As Long 
Dim Length As Long 
Dim DeltaTime As Long 
Dim FileLength As Long 
Dim Byte1 As Byte 
Dim Byte2 As Byte 
Dim Byte3 As Byte 
Dim Byte4 As Byte 
For MIDIMessage = 1 To Tota1Events 
' Find next event - has minimum time index 
MinTime 2000000000 
Track = 1 
i = 1 
Do While i <= NumberOfTracks 
TempTimeindex = MIDIEventTrack(i) . Eventindex( 
TrackEventindices(i)) . Timeindex 
If TempTimeindex = CurrentTime Then 
. Track = i 
MinTime = CurrentTime 
i = NumberOfTracks + 1 
Else 
If TempTimeindex < MinTime Then 








' Write delta time to file 
DeltaTime = MinTime - CurrentTime 
If (DeltaTime <= 127) Then 
WriteBuffer(MIDIFileByte) = CByte(DeltaTime) 
MIDIFileByte = MIDIFileByte + 1 
Elseif (DeltaTime <= 16383) Then 
Bytel = CByte(Floor(DeltaTime I 128)) + 128 
Byte2 = DeltaTime - ( (CLng(Bytel) - 128) * 128) 
WriteBuffer(MIDIFileByte) = Bytel 
WriteBuffer(MIDIFileByte + 1) = Byte2 
MIDIFileByte = MIDIFileByte + 2 
Elseif (DeltaTime <= 2097151) Then 
Else 
Bytel = CByte(Floor(DeltaTime I 16384)) + 128 
DeltaTime = DeltaTime - ((CLng(Bytel) - 128) * 16384) 
Byte2 = CByte(Floor(DeltaTime I 128)) + 128 
Byte3 = DeltaTime - ((CLng(Byte2) - 128) * 128) 
WriteBuffer(MIDIFileByte) = Bytel 
Wr i teBuffer(MIDIFileByte + 1) Byte2 
WriteBuffer(MIDIFileByte + 2) Byte3 
MIDIFileByte = MIDIFileByte + 3 
Bytel = CByte(Floor(DeltaTime I 2097152)) + 128 
DeltaTime = DeltaTime - ((CLng(Bytel) - 128) * 2097152) 
Byte2 = CByte(Floor(DeltaTime I 16384)) + 128 
DeltaTime = DeltaTime - ((CLng(Byte2) - 128) * 16384) 
Byte3 = CByte(Floor(DeltaTime I 128)) + 128 
Byte4 = DeltaTime - ((CLng(Byte3) - 128) * 128) 
WriteBuffer(MIDIFileByte) = Bytel 
WriteBuffer(MIDIFileByte + 1) Byte2 
WriteBuffer(MIDIFileByte + 2) Byte3 
WriteBuffer(MIDIFileByte + 3) Byte4 
MIDIFileByte = MIDIFileByte + 4 
End If 
' Write event to file 
Length= MIDIEventTrack(Track) . Eventindex( 
TrackEventindices(Track)) .Length 
For i = 1 To Length 
WriteBuffer(MIDIFileByte + i - 1) = 
MIDIEventTrack(Track) .Eventindex( 
TrackEventindices(Track)) . Data(i) 
Next i 
MIDIFileByte = MIDIFileByte + Length 
CurrentTime = MinTime 
TrackEventindices(Track) 
Next MIDIMessage 
' Write last delta time 
WriteBuffer(MIDIFileByte) &HO 
MIDIFileByte = MIDIFileByte + 1 
TrackEventindices(Track) + 1 
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1 Write end of track and data track length 
WriteBuffer(MIDIFileByte) = &HFF 
WriteBuffer(MIDIFileByte + 1) &H2F 
WriteBuffer(MIDIFileByte + 2) = &HO 
FileLength = MIDIFi1eByte + 2 
MIDIFileByte = MIDIFileByte - 20 
Byte1 = CByte(Floor(MIDIFileByte I 16777216)) 
MIDIFileByte = MIDIFileByte - (Byte1 * 16777216) 
Byte2 = CByte(Floor(MIDIFileByte I 65536)) 
MIDIFileByte = MIDIFileByte - (Byte2 * 65536) 
Byte3 = CByte(Floor(MIDIFileByte I 256)) 
Byte4 = CByte(MIDIFileByte - (CLng(Byte3) * 256)) 




1 Write buffered data to the file 
ReDim FinalBuffer(FileLength - 1) 
For i = 0 To FileLength - 1 
FinalBuffer(i) = WriteBuffer(i + 1) 
Next i 
Put 2 , 1 , Fina1Buffer 
End Sub 
L.8 Upload.bas 
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Attribute VB Name = " Upload" 
Private Declare Sub DlPortWritePortUchar Lib "dlportio . dll " 
(ByVal Port As Long , ByVal Value As Byte) 
Private Declare Function DlPortReadPortUchar Lib "dlportio . dll " 
(ByVal Port As Long) As Byte 
Private HighByteBlockFlags(O To 1023) As Boolean 
Private MidHighByteBlockFlags(O To 1023) As Boolean 
Private MidLowByteBlockFlags(O To 1023) As Boolean 
Private LowByteBlockFlags(O To 1023) As Boolean 
Private CurrentHighByteBlock As Long 
Private CurrentMidHighByteBlock As Long 
Private CurrentMidLowByteBlock As Long 
Private CurrentLowByteBlock As Long 
Private CurrentFileByte As Long 
Private CurrentFileNumber As Byte 
Private LastData As Byte 
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Private NewData As Byte 
Private BlockData(O To 31 , 1 To 2112) As Byte 
Private TempBlockData(1 To BLOCK_SIZE) As Byte 
Private ChipStatusOK(O To 3) As Boolean 
Private cO As Byte 
Private c1 As Byte 
Private c3 As Byte 
Public Sub UploadAllData() 
Dim i As Long 
Dim NumberOfBlocks As Long 
Dim Temp As Byte 
UpdateUploadProgressLabel " Connecting" 
DoEvents 
1 Set up parallel port values 
1 data(8) = 1 1 1 
c3 = 0 
1 ctrl " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
1 Read all NAND Flash block flags 
CurrentHighByteBlock = - 1 
CurrentMidHighByteBlock = - 1 
CurrentMidLowByteBlock = -1 
CurrentLowByteBlock = - 1 
ReadNANDBlockFlags 
1 Warn if less than 32 MB of user space is available 
CheckFreeSpace 
1 Find the set of available blocks corresponding to the IDF 1 s 
For i = 1 To (NUM_RESERVED_BLOCKS + 1) 
FindNextBlockSet 
Next i 
UpdateUploadProgressLabel " (1 of 4) IDF 1 s " 
DoEvents 
1 Erase and Program IDF block 
CurrentFileNumber = 1 
Open App . Path & " \idfs . dat " For Binary As CurrentFileNumber 





UpdateUploadProgressLabel " (2 of 4) Std . WAV 1 s " 
DoEvents 
1 Upload standard wave files if indicated ; otherwise skip the space 
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NumberOfBlocks = 0 
If IncludeStandardWavesinUpload = True Then 
CurrentFileNumber = 1 
Open App . Path & " \stdwavs . dat " For Binary As CurrentFileNumber 
Get CurrentFileNumber , 1 , Temp 
NumberOfBlocks = 256 * Temp 
Get CurrentFileNumber , 2 , Temp 
NumberOfBlocks = NumberOfBlocks + Temp 
For i = FIRST_STD_WAV_FILE BLOCK To (FIRST_S.TD WAV FILE BLOCK + 
NumberOfBlocks - 1) 
Do While Not ProgramBlockSuccessful(i -
FIRST STD WAV FILE BLOCK + 1 , i) 
Loop 
FindNextBlockSet 
UpdateUploadProgressBar CLng(i - FIRST STD_WAV_FILE_BLOCK) , 









UpdateUploadProgressLabel " (3 of 4) Songs " 
DoEvents 
1 For each song file block , erase and program 
CurrentFileNumber = 2 
Open App.Path & " \usermidis . dat " For Binary As CurrentFileNumber 
Get CurrentFileNumber , 1 , Temp 
NumberOfBlocks = 256 * Temp 
Get CurrentFileNumber , 2 , Temp 
NumberOfBlocks = NumberOfBlocks + Temp 
For i = FIRST SONG_FILE_BLOCK To (FIRST SONG FILE BLOCK + 
NumberOfBlocks - 1) 
Do While Not ProgramBlockSuccessful(i -
FIRST SONG FILE BLOCK + 1 , i) 
Loop 
FindNextBlockSet 
UpdateUploadProgressBar CLng(i - FIRST_SONG_FILE_BLOCK) , 




1 Skip unused song file blocks 




UpdateUploadProgressLabel " (4 of 4) User WAV 1 s " 
DoEvents 
1 For each user wav file block , erase and program 
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CurrentFileNumber = 3 
Open App . Path & " \userwavs . dat " For Binary As CurrentFileNumber 
Get CurrentFileNumber , 1 , Temp 
NumberOfBlocks = 256 * Temp 
Get CurrentFileNumber , 2 , Temp 
NumberOfB1ocks = NumberOfBlocks + Temp 
For i = FIRST USER WAV FILE BLOCK To (FIRST_USER WAV FILE BLOCK + 
NumberOfBlocks - l) 
Do While Not ProgramBlockSuccessful(i-
FIRST USER WAV FILE BLOCK + l , i) 
Loop 
FindNextBlockSet 
UpdateUploadProgressBar CLng(i- FIRST_USER_WAV_FILE BLOCK) , 





Private Sub ReadNANDBlockFlags() 
Dim TempFlag As Integer 
Dim i As Long 
1 ctrl " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
1 wait for stat = " 01 " 
WaitForParportStat01 1 
1 data = x66 
DlPortWritePortUchar 888 , &H66 
1 ctrl = " 01 " 
c1 = 1 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
1 wait for stat = " 11 " 
WaitForParportStat11 2 
1 ctrl = " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
1 wait for stat = " 00 " 
WaitForParportStatOO 3 
1 ctrl = " 00 "; command : read flags 
c1 = 1 
cO = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
For i = 0 To 4095 
1 wait for stat " x1 "; read flag 
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TempFlag = WaitForParportStatxl(4) 
Select Case Remainder(i , 4) 
Case 0 
If TempFlag = 1 Then 
HighByteBlockFlags(Floor(i I 4)) 
Else 





If TempFl ag = 1 Then 
MidHighByteBlockFlags(Floor(i I 4)) True 
Else 
MidHighByteBlockFlags(Floor(i I 4)) False 
End If 
Case 2 
If TempFlag = 1 Then 
MidLowByteBlockFlags(Floor(i I 4)) True 
Else 
MidLowByteBlockFlags(Floor(i I 4)) 
End If 
Case 3 
If TempFlag = 1 Then 
LowByteBlockFlags(Floor(i I 4)) 
Else 
LowByteBlockFlags(Floor(i I 4)) 
End If 
End Select 
1 ctrl = " 01 " 
c1 = 1 




DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
1 wait for stat = " 00 " 
WaitForParportStatOO 5 
1 ctrl = " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Next i 
End Sub 
Private Function ProgramBlockSuccessful(FileBlockNumber As Long , 
DataBlockNumber As Long) As Boolean 
Dim i As Long 
Dim j As Long 
Dim FileByteindex As Long 
1 Read block from file 
FileByteindex = (FileBlockNumber - 1) * BLOCK SIZE + 1 + 2 
Get CurrentFileNumber , FileByteindex , TempBlockData 
For i = 0 To 31 
For j = 1 To PAGE SIZE 




' Erase block 
EraseBlock (DataBlockNumber) 
' Check erase status 
If ((ChipStatusOK(3) =False) Or (ChipStatusOK(2) =False) Or 
(ChipStatusOK(l) = False) Or (ChipStatusOK(O) =False)) Then 
GoTo ErrorProgramBl ock 
End If 
' Program each page 
For i = 0 To 31 
ProgramPage i 
' Check page program status 
If ((ChipStatusOK(3) =False) Or (ChipStatusOK(2) =False) Or 








' Mark block if bad and increment current block count(s) 
If ChipStatusOK(3) = False Then 
MarkBlock (4 * (DataBlockNumber - 1) + 3) 
CurrentHighByteBlock = CurrentHighByteBlock + 1 
End If 
If ChipStatusOK(2) = False Then 
MarkBlock (4 * (DataBlockNumber - 1) + 2) 
CurrentMidHighByteBlock = CurrentMidHighByteBlock + 1 
End If 
If ChipStatusOK(l) = False Then 
MarkBlock (4 * (DataBlockNumber - 1) + 1) 
CurrentMidLowByteBlock = CurrentMidLowByteBlock + 1 
End If 
If ChipStatusOK(O) = False Then 
MarkBlock (4 * (DataBlockNumber - 1)) 
CurrentLowByteBlock = CurrentLowByteBlock + 1 
End If 
ProgramBlockSuccessful = False 
.MsgBox ( " Bad block found : " & CStr(DataBlockNumber)) 
EndProgramBlock : 
End Function 
Private Sub ProgramPage(PageNumber As Long) 
Dim i As Long 
Dim FirstByte As Long 
' Only change to processing program if necessary 
If ParportStatisOO = False Then 
' data(8) = ' 0 ' 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
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' ctrl " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
' wait for stat = " 01 " 
WaitForParportStat01 6 
' data = x66 
DlPortWritePortUchar 888 , &H66 
' ctrl = " 01 " 
c1 = 1 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c 1 * 2 +cO) 
' wait for stat = " 11 " 
WaitForParportStat11 7 
' ctrl = " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
' wait for stat = " 00 " 
WaitForParportStatOO 8 
End If 
' data(7 : 0) =chip 0 page addr( ' O', 14 : 8) 
LastData = CByte(Floor((CurrentLowByteBlock * 32 + PageNurnber) I 256)) 
DlPortWritePortUchar 888 , LastData 
' data(8) = ' 0 ' 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
' ctrl = " 01 "; command : program page/erase block 
c1 = 1 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
' wait for stat = " 11 " 
WaitForParportStat11 9 
' data(7 : 0) = chip 0 page addr(7 : 0) 
NewData = CByte(Remainder((CurrentLowByteBlock * 32 + PageNurnber) , 256)) 
If (NewData = LastData) Then 
Else 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
End If 





1 data(7 : 0) =chip 1 page addr( 1 0 1 , 14 : 8) ; 1 0 1 indicates no erase 
NewData = CByte(F1oor((CurrentMidLowByteBlock * 32 + PageNumber) I 256)) 
If (NewData = LastData) Then 
Else 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
1 data(7 : 0) =chip 1 page addr(7 : 0) 
NewData = CByte(Rernainder((CurrentMidLowByteBlock * 32 + 
PageNumber) , 256)) 
If (NewData = LastData) Then 
Else 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
1 data(7 : 0) =chip 2 page addr( 1 0 1 , 14 : 8) 
NewData = CByte(Floor((CurrentMidHighByteBlock * 32 + 
PageNumber) I 256)) 
If (NewData = LastData) Then 
Else 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
1 data(7 : 0) =chip 2 page addr(7 : 0) 
NewData = CByte(Rernainder((CurrentMidHighByteBlock * 32 + 
PageNumber) , 256)) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
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Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
' data(7 : 0) =chip 3 page addr( ' x ', 14 : 8) ; 
' x = ' 1 ' - >buffered data , x = ' 0 ' - >no buffered data 
If PageNumber = 0 Then ' No buffered data 
NewData = CByte(Floor((CurrentHighByteBlock * 32 + PageNumber) I 
256)) 
Else ' Buffered data 
NewData = CByte(Floor((CurrentHighByteBlock * 32 + PageNumber) I 
256) + 128) 
End If 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
' data(7 : 0) = chip 3 page addr(7 : 0) 
NewData = CByte(Remainder((CurrentHighByteBlock * 32 + PageNumber) , 
256)) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
' wait for stat = " 00 " 
WaitForParportStatOO 10 
' If there is no buffered data , write 2112 bytes , else write 1088 bytes 
If PageNumber = 0 Then ' no buffered data 
FirstByte = 1 
Else ' buffered data 
FirstByte = 1025 
End If 
For i = FirstByte To 2112 
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NewData = BlockData(PageNumber , i) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
Next i 
I If not the last page , write 1024 data bytes , 
I else write 1024 durruny bytes 
For i = 1 To 1024 





If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = l 
+ 1 , i) 
Dl PortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
Next i 
1 wait for stat = " 1x"; store flag 3 





1 ctrl " 10 " 
c 1 = 0 
cO = 1 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 









1 ctrl " 11 " 
cl = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 






1 ctrl " 10 " 
cl = 0 
cO = 1 
flag 1 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 






1 ctrl " 11 " 
cl = 0 
cO = 0 
flag 0 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
1 data(8) = 1 1 1 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
1 ctrl = " 01 " 
cl = 1 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
1 ctrl = " 11 " 
cl = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
1 data(8) = 1 0 1 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
End Sub 
Private Sub EraseBlock(DataBlockNumber As Long) 
1 Only change to processing program if necessary 
If ParportStatisOO = False Then 
1 ctrl = " 11 " 
cl = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
1 wait for stat = " 01 " 
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1 data(7 : 0) =chip 3 page addr( 1 0 1 , 14 : 8) ; 
1 1 0 1 indicates no buffered data 
NewData = CByte(F1oor((CurrentHighByteBlock * 32) I 256)) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
1 data(7 : 0) =chip 3 page addr(7 : 0) 
NewData = CByte(Remainder((CurrentHighByteBlock * 32) , 256)) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
1 wait for stat = " 00 " 
WaitForParportStatOO 19 






1 ctrl " 10 " 
c1 = 0 
cO = 1 
flag 3 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 






1 ctrl " 11 " 
c1 = 0 
cO = 0 
flag 2 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
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' ctrl " 10 " 
cl = 0 
cO = 1 
flag 1 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 






' ctrl " 11 " 
cl = 0 
cO = 0 
flag 0 
0 Then 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
' data(8) = ' 1 ' 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
' ctrl = " 01 " 
cl = 1 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
' ctrl = " 11 " 
cl = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
' data(8) = ' 0 ' 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
End Sub 
Private Sub MarkBlock(BlockNumber As Long) 
' Only change to processing program if necessary 
If ParportStatisOO = False Then 
' ctrl = " 11 " 
cl = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 +cO) 
' wait for stat = " 01 " 
WaitForParportStatOl 24 
' data = x66 
DlPortWritePortUchar 888 , &H66 
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' ctrl " 01 " 
cl = l 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + cl * 2 + cO) 
' wait for stat = " ll " 
WaitForParportStatll 25 
' ctrl = " ll " 
c1 = 0 
cO = 0 
D1PortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
' wait for stat = " 00 " 
WaitForParportStatOO 26 
End If 
' data(7:0) =flag addr(11 : 4) 
LastData = CByte(Floor(BlockNumber I 16)) 
DlPortWritePortUchar 888 , LastData 
' ctrl = " 10 "; command : mark block 
c1 = 0 
cO = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
' wait for stat = " 11 " 
WaitForParportStat11 27 
' data(3 : 0) =flag addr(3 : 0) 
NewData = CByte(Remainder(BlockNumber , 16)) 
If (NewData = LastData) Then 
If (c3 = 0) Then 
c3 = 1 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
Else 
c3 = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 +cO) 
End If 
Else 
DlPortWritePortUchar 888 , NewData 
LastData = NewData 
End If 
' wait for stat = " 01 " 
WaitForParportStat01 28 
' ctrl = " 11 " 
c1 = 0 
cO = 0 
DlPortWritePortUchar 890 , CByte(c3 * 8 + c1 * 2 + cO) 
End Sub 
Private Sub CheckFreeSpace() 
Dim EnoughSpace As Boolean 
Dim ValidBlockCount As Long 
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EnoughSpace = True 
ValidBlockCount = 0 
For i = 0 To 1023 
If HighByteBlockFlags(i) =True Then 
ValidBlockCount = ValidBlockCount + 1 
End If 
Next i 




For i = 0 To 1023 
If MidHighByteBlockFlags(i) =True Then 
ValidBlockCount = ValidBlockCount + 1 
End If 
Next i 




For i = 0 To 1023 
If MidLowByteBlockFlags(i) =True Then 
ValidBlockCount = ValidBlockCount + 1 
End If 
Next i 




For i = 0 To 1023 
If LowByteBlockFlags(i) =True Then 
ValidBlockCount = ValidBlockCount + 1 
End If 
Next i 
If ValidBlockCount < 994 Then 
EnoughSpace = False 
End If 
If EnoughSpace = False Then 
MsgBox ( "WARNING : Less than 32 MB of user space available " ) 
End If 
End Sub 
Private Sub FindNextBlockSet() 
CurrentHighByteBlock = CurrentHighByteBlock + 1 
Do While Not HighByteBlockFlags(CurrentHighByteBlock) 
CurrentHighByteBlock = CurrentHighByteBlock + 1 
Loop 
CurrentMidHighByteBlock = CurrentMidHighByteBlock + 1 
Do While Not MidHighByteBlockFlags(CurrentMidHighByteBlock) 
CurrentMidHighByteBlock = CurrentMidHighByteBlock + 1 
Loop 
CurrentMidLowByteBlock = CurrentMidLowByteBlock + 1 
Do While Not MidLowByteBlockFlags(CurrentMidLowByteBlock) 
CurrentMidLowByteBlock = CurrentMidLowByteBlock + 1 
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Loop 
CurrentLowByteBlock = CurrentLowByteBlock + 1 
Do While Not LowByteBlockFlags(CurrentLowByteBlock) 
CurrentLowByteBlock = CurrentLowByteBlock + 1 
Loop 
End Sub 
Private Function ParportStatisOO() As Boolean 
Dim Temp As Byte 
Temp= DlPortReadPortUchar(889) 
If Temp >= 128 Then 
Temp = Temp - 128 
End If 
If Temp >= 64 Then 
Temp 
End If 
Temp - 64 








Private Function ParportStatis01() As Boolean 
Dim Temp As Byte 
Temp = DlPortReadPortUchar(889) 
If Temp >= 128 Then 
Temp = Temp - 128 
End If 
If Temp >= 64 Then 
Temp Temp - 64 
End If 






Private Function ParportStatis1 0() As Boolean 
Dim Temp As Byte 
Temp= DlPortReadPortUchar(889) 
If Temp >= 128 Then 
Temp = Temp - 128 
End If 
If Temp >= 64 Then 
Temp Temp - 64 
End If 
If (Temp >= 32) And (Temp <= 47) Then 







Private Function ParportStatisll() As Boolean 
Dim Temp As Byte 
Temp= DlPortReadPortUchar(889) 
If Temp >= 128 Then 
Temp = Temp - 128 
End If 
If Temp >= 64 Then 
Temp 
End If 
Temp - 64 








Private Sub WaitForParportStatll(i As Long) 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
Loop 
End Sub 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 128 
End If 
If b >= 64 Then 
b = b - 64 
End If 
If b >= 48 Then 
s = True 
End If 
Private Sub WaitForParportStatlO(i As Long) 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 128 
End If 
If b >= 64 Then 





If (b >= 32) And (b <= 47) Then 
s = True 
End If 
Private Sub WaitForParportStatOl(i As Long) 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
Loop 
End Sub 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 1 28 
End If 
If b >= 64 Then 
b = b - 64 
End If 
If (b >= 16) And (b <= 31) Then 
s = True 
End If 
Private Sub Wa i tForParportStatOO(i As Long) 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
Loop 
End Sub 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 128 
End If 
If b >= 64 Then 
b = b - 64 
End If 
If b < 16 Then 
s = True 
End If 
Private Function WaitForParportStatlx(i As Long) As Integer 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 






>= 64 Then 
b = b - 64 
If 
>= 32 Then 
s = True 
b = b - 32 








Private Function WaitForParportStatxl(i As Long) As Integer 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
Loop 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 128 
End If 
If b >= 64 Then 
b = b - 64 
End If 
If ((b >= 16) And (b <= 31)) Or (b >= 48) Then 
s = True 







Private Function WaitForParportStatOx(i As Long) As Integer 
Dim s As Boolean 
Dim b As Byte 
s = False 
Do While Not s 
b = DlPortReadPortUchar(889) 
If b >= 128 Then 
b = b - 128 
End If 
If b >= 64 Then 
b = b - 64 
End If 
If b < 32 Then 
s = True 









L.9 WAV Conversion.bas 
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' Author : Ryan Mokos 
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Attribute VB Name = "WAV Conversion " 
- -
Private DataLength As Long 
Private WAVBlockNum As Long 
Private CurrentWAV() As Byte 
Private BlockData(1 To BLOCK_SIZE) As Byte 
Private BlockPosition As Long 
Public Function ConvertWAVFilesForUpload() As Boolean 
Dim i As Long 
Dim Byte1 As Byte 
Dim Byte2 As Byte 
Dim NumberOfBlocks As Long 
Open App . Path & " \userwavs . dat " For Binary As 2 
BlockPosition 1 
WAVBlockNum FIRST USER WAV FILE BLOCK 
' Fill data in first block so user waves start at address xaOOOOO 
For i = 1 To (USER_WAV_BLOCK_ADDR_START -
(FIRST_USER_WAV_FILE_BLOCK * BLOCK_SIZE)) 
BlockData(i) = &HO 
Next i 
BlockPosition = BlockPosition + (USER WAV BLOCK ADDR START -
(FIRST_USER_WAV_FILE_BLOCK * BLOCK_SIZE)) 
' Add user wav data 
For i = 0 To (NumWAVFiles 1) 
' Read in the wav file 
Open WAVFiles(i) For Binary As 1 
ReDim CurrentWAV(LOF(1)) 
Get 1 , 1 , CurrentWAV 









UpdateWAVProgressBar CLng(i) , CLng(NumWAVFiles- 1) 
DoEvents 
Next i 
ConvertWAVFilesForUpload = True 
' Add data for rest of last block and write it 
For i = BlockPosition To BLOCK SIZE 
BlockData(i) = &HO 
Next i 
WriteBlock 
' Calculate number of blocks used 
NumberOfBlocks = WAVBlockNum - FIRST USER WAV FILE BLOCK 
' Write file length in blocks 
Byte1 = CByte(Floor(NumberOfBlocks I 256)) 
Byte2 = CByte(NumberOfBlocks - (CLng(Byte1) * 256)) 
Put 2 , 1 , Byte1 
Put 2 , 2 , Byte2 
Close 2 
EndConvertWAVFilesForUpload : 
UpdateWAVProgressBar 1 , 1 
DoEvents 
End Function 
Private Function WAVFileHeaderOK(FileNum As Integer) As Boolean 
Dim sRIFF As String 
Dim sWAVE As String 
Dim sfmt As String 
Dim sdata As String 
Dim Byte4 As Byte 
Dim ByteS As Byte 
Dim Byte6 As Byte 
Dim TotalSamples As Long 
WAVFileHeaderOK = True 
sRIFF (Chr(CLng(CurrentWAV(O))) & Chr(CLng(CurrentWAV(1))) & 
Chr(CLng(CurrentWAV(2))) & Chr(CLng(CurrentWAV(3)))) 
sWAVE (Chr(CLng(CurrentWAV(8))) & Chr(CLng(CurrentWAV(9))) & 
Chr(CLng(CurrentWAV(10))) & Chr(CLng(CurrentWAV(11) ))) 
sfmt = (Chr(CLng(CurrentWAV(12))) & Chr(CLng(CurrentWAV(13) )) & 
Chr(CLng(CurrentWAV(14)))) 
sdata = (Chr(CLng(CurrentWAV(36))) & Chr(CLng(CurrentWAV(37))) & 
Chr(CLng(CurrentWAV(38))) & Chr(CLng(CurrentWAV(39) ))) 
' Check that beginning of header is " RIFF " 
If sRIFF <> " RIFF " Then 
MsgBox ( "Malformed WAV File : File does not begin with ' RIFF "' & 
Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
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' Check that bytes 9- 12 spell "WAVE " 
E1seif sWAVE <> "WAVE " Then 
MsgBox ("Malformed WAV File : File does not contain ' WAVE '" & Ret & 
WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check that bytes 13 - 15 spell " fmt " 
Elseif sfmt <> " fmt " Then 
MsgBox ( "Malformed WAV File : File does not contain ' fmt ' header " & 
Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check that the lenght of the format data (bytes 17 - 20) is 16 
Elseif GetLong(16) <> 16 Then 
MsgBox (" Malformed WAV File : Length of format data does not " & 
" equal 16 " & Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check that the format is specified as PCM (bytes 21 - 22 = 1) 
Elseif Getinteger(20) <> 1 Then 
MsgBox ( " Incorrect WAV File Format : File is not of the PCM " & 
" format " & Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check if file is mono (bytes 23 - 24 = 1) or stereo (bytes 23 - 24 = 2) 
Elseif (Getinteger(22) < 1) Or (Getinteger(22) > 2) Then 
MsgBox ("Malformed WAV File : File is neither mono nor stereo " & 
Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check that the sample rate (bytes 25 - 28) is 44 , 100 
Elseif GetLong(24) <> 44100 Then 
MsgBox ( " Incorrect WAV File Format : Sampling rate must " & 
"be 44 , 100 " & Ret & WAVFiles ( FileNum)) 
WAVFileHeaderOK = False 
' Check that the file has 16- bit samples (bytes 35-36 = 16) 
Elseif Getinteger(34) <> 16 Then 
MsgBox ( " Incorrect WAV File Format : File must be 16- bit " & 
Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
' Check that bytes 37 - 40 spell "data " 
Elseif sdata <> "data " Then 
MsgBox ("Malformed WAV File : File does not contain " & 
"' data ' header " & Ret & WAVFiles(FileNum)) 
WAVFileHeaderOK = False 
End If 
If WAVFileHeaderOK = True Then 
DataLength = GetLong(40) 
If Getinteger(22) = 1 Then 
WAVisMono(FileNum) =True 
MsgBox ( "Warning : WAV file is mono and will be converted " & 
" to stereo automatically " & Ret & WAVFiles(FileNum)) 
Else 
WAVisMono(FileNum) = False 
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End If 
' Make sure no excess wav data is written 
Open IDFFiles(FileNum) For Binary As 3 
Get 3 , 4 , Byte4 
Get 3 , 5 , ByteS 
Get 3 , 6 , Byte6 
TotalSamples = 65536 * CLng(Byte4) + 256 * CLng(Byte5) + CLng(Byte6) 
If WAVisMono(FileNum) =True Then 
Else 
If DataLength > (TotalSamples * 2) Then 
DataLength = TotalSamples * 2 
End If 
If DataLength > (TotalSamples * 4) Then 






Private Sub WriteWAVToUploadFile(FileNum As Integer) 
Dim CurrentAddress As Long 
WAVFileSizes(FileNum) DataLength 
If WAVisMono(FileNum) True Then 
For CurrentAddress = 44 To (DataLength + 40) Step 2 
BlockData(BlockPosition) = CurrentWAV(CurrentAddress + 1) 
BlockData(BlockPosition + 1) CurrentWAV(CurrentAddress) 
BlockData(BlockPosition + 2) = CurrentWAV(CurrentAddress + 1) 
BlockData(BlockPosition + 3) = CurrentWAV(CurrentAddress) 
BlockPosition = BlockPosition + 4 





For CurrentAddress = 44 To (DataLength + 40) Step 4 
BlockData(BlockPosition) = CurrentWAV(CurrentAddress + 1) 
BlockData(B1ockPosition + 1) CurrentWAV(CurrentAddress) 
BlockData(BlockPosition + 2) = CurrentWAV(CurrentAddress + 3) 
BlockData(BlockPosition + 3) = CurrentWAV(CurrentAddress + 2) 
BlockPosition = BlockPosition + 4 






Private Sub WriteBlock() 
Put 2 , ((WAVBlockNum- FIRST USER_WAV_FILE_BLOCK) * BLOCK_SIZE) + 
1 + 2 , BlockData 
WAVB1ockNum = WAVBlockNum + 1 
B1ockPosition = 1 
End Sub 
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Private Function Getinteger(StartingByte As Long) As Integer 
If CurrentWAV(StartingByte + 1) >= 128 Then 
Getinteger = (256 * (CurrentWAV(StartingByte + 1) - 128) + 
CurrentWAV(StartingByte)) - 32768 
Else 
Getinteger = 256 * CurrentWAV(StartingByte + 1) + 
Curren tWAV(Start i ngByte) 
End If 
End Function 
Private Function GetLong(StartingByte As Long) As Long 
If CurrentWAV(StartingByte + 3) >= 128 Then 
GetLong = (2 ~ 24 * (CurrentWAV(StartingByte + 3) - 128) + 
2 ~ 1 6 * CurrentWAV(StartingByte + 2) + 256 * 
CurrentWAV(StartingByte + 1 ) + CurrentWAV(StartingByte)) -
2 ~ 31 
Else 
Get Long 2 ~ 24 * CurrentWAV(StartingByte + 3) + 2 ~ 16 * 
CurrentWAV(StartingByte + 2) + 2 ~ 8 * 
CurrentWAV(StartingByte + 1) + CurrentWAV(Start i ngByte) 
End If 
End Function 
L.lO Portable_ Wave_Based_MIDI_File_Player.vbp 
Type=Exe 
Reference=*\G{00020430 - 0000 - 0000 - C000 -
000000000046}#2 . 0#0#C : \WINNT\System32\stdole2 . tlb#OLE Automation 
Object={F9043C88 - F6F2 - 101A- A3C9 - 08002B2F49FB}#l . 2#0 ; COMDLG32 . 0CX 
Object={831FDD16- 0C5C- 11D2 - A9FC- 0000F8754DA1}#2 . 0#0 ; MSCOMCTL . OCX 
Reference=*\G{00025E01 - 0000 - 0000 - C000 - 000000000046}#5 . 0#0#C : \Program 
Files\Common Files\Microsoft Shared\DAO\dao360 . dll#Microsoft DAO 
3 . 6 Object Library 
Module=Main Module ; Main Module . bas 
- -
Form=Main Form . frm 
Module=WAV Conversion ; WAV Conversion . bas 
- -
Form=IDF Editor Form . frm 
Module=MIDI_Conversion ; MIDI_Conversion . bas 
Form=Instrument Associations Form . frm 
- -
Module=MIDI_ Typel_ To_TypeO ; MIDI_ Typel To_TypeO . bas 
Module=Upload ; Upload . bas 
Module=IDF Conversion ; IDF Conversion . bas 
- -
Startup=" Sub Main " 
ExeName32= " Portable_Wave Based_MIDI File Player . exe " 
Command32= "" 
Name= " Portable_Wave Based_MIDI Fi le Pl ayer " 
HelpContextiD= " O" 






















MaxNumberOfThreads = l 
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